- 您现在的位置：买卖IC网 > PDF目录10531 > LTC2351HUH-14#PBF (Linear Technology)IC ADC 14BIT 1.5MSPS 32-QFN PDF资料下载
参数资料
| 型号： | LTC2351HUH-14#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 1.5MSPS 32-QFN |
| 标准包装： | 73 |
| 位数： | 14 |
| 采样率（每秒）： | 1.5M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 16.5mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-WFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN 裸露焊盘（5x5） |
| 包装： | 管件 |
| 输入数目和类型： | 12 个单端，单极；12 个单端，双极；6 个差分，单极；6 个差分，双极 |
| 配用： | DC1278A-ND - BOARD SAR ADC LTC2351-14 |
LTC2351-14
16
235114fb
APPLICATIONS INFORMATION
POWER-DOWN MODES
Upon power-up, the LTC2351-14 is initialized to the
active state and is ready for conversion. The nap and sleep
mode waveforms show the power down modes for the
LTC2351-14. The SCK and CONV inputs control the power
down modes (see Timing Diagrams). Two rising edges at
CONV, without any intervening rising edges at SCK, put
the LTC2351-14 in nap mode and the power consumption
drops from 16.5mW to 4.5mW. The internal reference
remains powered in nap mode. One or more rising edges
at SCK wake up the LTC2351-14 very quickly and CONV
can start an accurate conversion within a clock cycle.
Four rising edges at CONV, without any intervening rising
edges at SCK, put the LTC2351-14 in sleep mode and the
power consumption drops from 16.5mW to 12μW. One
or more rising edges at SCK wake up the LTC2351-14 for
operation. The internal reference (VREF ) takes 2ms to
slew and settle with a 10μF load. Using sleep mode more
frequently compromises the accuracy of the output data.
Note that for slower conversion rates, the nap and sleep
modes can be used for substantial reductions in power
consumption.
DIGITAL INTERFACE
The LTC2351-14 has a 3-wire SPI (serial peripheral
interface). The SCK and CONV inputs and SDO output
implement this interface. The SCK and CONV inputs
accept swings from 3V logic and are TTL compatible, if the
logic swing does not exceed VDD. A detailed description
of the three serial port signals follows:
Conversion Start Input (CONV)
The rising edge of CONV starts a conversion, but subse-
quent rising edges at CONV are ignored by the LTC2351-14
until the following 96 SCK rising edges have occurred. The
duty cycle of CONV can be arbitrarily chosen to be used as
a frame sync signal for the processor serial port. A simple
approach to generate CONV is to create a pulse that is one
SCK wide to drive the LTC2351-14 and then buffer this
signal to drive the frame sync input of the processor serial
port. It is good practice to drive the LTC2351-14 CONV
input rst to avoid digital noise interference during the
sample-to-hold transition triggered by CONV at the start
of conversion. It is also good practice to keep the width
of the low portion of the CONV signal greater than 15ns
to avoid introducing glitches in the front end of the ADC
just before the sample-and-hold goes into hold mode at
the rising edge of CONV.
Minimizing Jitter on the CONV Input
In high speed applications where high amplitude sine waves
above 100kHz are sampled, the CONV signal must have
as little jitter as possible (10ps or less). The square wave
output of a common crystal clock module usually meets
this requirement. The challenge is to generate a CONV
signal from this crystal clock without jitter corruption from
other digital circuits in the system. A clock divider and
any gates in the signal path from the crystal clock to the
CONV input should not share the same integrated circuit
with other parts of the system. The SCK and CONV inputs
should be driven rst, with digital buffers used to drive
the serial port interface. Also note that the master clock
in the DSP may already be corrupted with jitter, even if it
comes directly from the DSP crystal. Another problem with
high speed processor clocks is that they often use a low
cost, low speed crystal (i.e., 10MHz) to generate a fast,
but jittery, phase-locked loop system clock (i.e., 40MHz).
The jitter in these PLL-generated high speed clocks can be
several nanoseconds. Note that if you choose to use the
frame sync signal generated by the DSP port, this signal
will have the same jitter of the DSP’s master clock.
The Typical Application on the last page of this datasheet
shows a circuit for level shifting and squaring the output
from an RF signal generator or other low jitter source. A
single D-type ip-op is used to generate the CONV signal
to the LTC2351-14. Re-timing the master clock signal
eliminates clock jitter introduced by the controlling device
(DSP, FPGA, etc.) Both the inverter and ip-op must be
treated as analog components and should be powered
from a clean analog supply.
Serial Clock Input (SCK)
The rising edge of SCK advances the conversion process
and also udpates each bit in the SDO data stream. After
CONV rises, the third rising edge of SCK sends out up to
six sets of 14 data bits, with the MSB sent rst. A simple
approach is to generate SCK to drive the LTC2351-14 rst
相关PDF资料 |
PDF描述 |
|---|---|
| MS3102C20-33P | CONN RCPT 11POS BOX MNT W/PINS |
| AD7892ARZ-2 | IC ADC 12BIT LP 500KSPS 24SOIC |
| MS3100A12S-3S | CONN RCPT 2POS WALL MNT W/SCKT |
| VI-J41-MW-F3 | CONVERTER MOD DC/DC 12V 100W |
| AD7892ARZ-1 | IC ADC 12BIT LP 500KSPS 24-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2351IUH-12#PBF | 功能描述:IC ADC 12BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC2351IUH-12#TRPBF | 功能描述:IC ADC 12BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC2351IUH-14#PBF | 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| LTC2351IUH-14#TRPBF | 功能描述:IC ADC 14BIT 1.5MSPS 32-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| LTC2351IUH-14PBF | 制造商:Linear Technology 功能描述:ADC 1.5Msps 14-Bit Serial QFN32EP |
发布紧急采购，3分钟左右您将得到回复。