- 您现在的位置：买卖IC网 > PDF目录10317 > LTC2439-1IGN#TR (Linear Technology)IC ADC 16BIT 16CH MCRPWR 28SSOP PDF资料下载
参数资料
| 型号： | LTC2439-1IGN#TR |
| 厂商： | Linear Technology |
| 文件页数： | 9/28页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 16CH MCRPWR 28SSOP |
| 标准包装： | 2,500 |
| 位数： | 16 |
| 采样率（每秒）： | 6.8 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 16 个单端，双极；8 个差分，双极 |
| 配用： | DC790A-ND - BOARD DELTA SIGMA ADC LTC2439-1 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
LTC2439-1
17
24391fa
APPLICATIO S I FOR ATIO
WU
UU
Internal Serial Clock, Single Cycle Operation
This timing mode uses an internal serial clock to shift out
the conversion result and a CS signal to monitor and
control the state of the conversion cycle, see Figure 9.
In order to select the internal serial clock timing mode, the
serial clock pin (SCK) must be floating (Hi-Z) or pulled
HIGH prior to the falling edge of CS. The device will not
enter the internal serial clock mode if SCK is driven LOW
on the falling edge of CS. An internal weak pull-up resistor
is active on the SCK pin during the falling edge of CS;
therefore, the internal serial clock timing mode is auto-
matically selected if SCK is not externally driven.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
Once CS is pulled LOW, SCK goes LOW and EOC is output
to the SDO pin. EOC = 1 while a conversion is in progress
and EOC = 0 if the conversion is complete.
When testing EOC, if the conversion is complete (EOC = 0),
the device will exit the low power mode during the EOC
test. In order to allow the device to return to the low power
sleep state, CS must be pulled HIGH before the first rising
edge of SCK. In the internal SCK timing mode, SCK goes
HIGH and the device begins outputting data at time tEOCtest
after the falling edge of CS (if EOC = 0) or tEOCtest after EOC
goes LOW (if CS is LOW during the falling edge of EOC).
The value of tEOCtest is 23s if the device is using its internal
oscillator (FO = logic LOW or HIGH). If FO is driven by an
external oscillator of frequency fEOSC, then tEOCtest is
3.6/fEOSC. If CS is pulled HIGH before time tEOCtest, the
device returns to the sleep state and the conversion result
is held in the internal static shift register.
If CS remains LOW longer than tEOCtest, the first rising
edge of SCK will occur and the conversion result is serially
shifted out of the SDO pin. The data I/O cycle concludes
after the 19th rising edge. The input data is then shifted in
via the SDI pin on the rising edge of SCK (including the first
rising edge) and the output data is shifted out of the SDO
pin on each falling edge of SCK. The internally generated
serial clock is output to the SCK pin. This signal may be
used to shift the conversion result into external circuitry.
EOC can be latched on the first rising edge of SCK and the
last bit of the conversion result on the 19th rising edge of
SCK. After the 19th rising edge, SDO goes HIGH (EOC = 1),
SCK stays HIGH and a new conversion starts.
Figure 9. Internal Serial Clock, Single Cycle Operation
(1)
(0)
EN
SGL
A2
A1
A0
ODD/
SIGN
SDI
DON’T CARE
SDO
SCK
(INTERNAL)
CS
MSB
SIG
BIT 0
LSB
BIT 6
TEST EOC
BIT 14
BIT 13
BIT 12
BIT 11
BIT 15
BIT 16
BIT 17
EOC
BIT 18
SLEEP
DATA OUTPUT
CONVERSION
24391 F08
<tEOCtest
Hi-Z
TEST EOC
VCC
FO
REF+
REF–
CH0
CH7
CH8
CH15
COM
SCK
SDI
SDO
CS
GND
919
11
12
21
28
1
8
10
18
17
15
16
20
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUTS
1
F
2.7V TO 5.5V
LTC2439-1
4-WIRE
SPI INTERFACE
VCC
10k
= EXTERNAL CLOCK SOURCE
= INTERNAL OSC/SIMULTANEOUS
50Hz/60Hz REJECTION
“O”
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2T3-MX-S | CONVERTER MOD DC/DC 24V 75W |
| VE-22L-MY | CONVERTER MOD DC/DC 28V 50W |
| MS27467T9F35PD | CONN PLUG 6POS STRAIGHT W/PINS |
| VE-BTK-MW-S | CONVERTER MOD DC/DC 40V 100W |
| VE-22K-MY | CONVERTER MOD DC/DC 40V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2440CGN | 功能描述:IC ADC DIFFER 24-BIT HS 16-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC2440CGN#PBF | 功能描述:IC ADC DIFFER 24-BIT HS 16-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| LTC2440CGN#PBF | 制造商:Linear Technology 功能描述:24BIT ADC DELTA SIG HS 16SSOP 制造商:Linear Technology 功能描述:24BIT ADC, DELTA SIG, HS, 16SSOP |
| LTC2440CGN#TR | 功能描述:IC CONV A/D 24-BIT DIFF 16-SSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| LTC2440CGN#TRPBF | 功能描述:IC ADC DIFFER 24-BIT HS 16-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。