- 您现在的位置：买卖IC网 > PDF目录10363 > LTC2482CDD#TRPBF (Linear Technology)IC ADC 16BIT 10-DFN PDF资料下载
参数资料
| 型号： | LTC2482CDD#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 10/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 10-DFN |
| 标准包装： | 2,500 |
| 位数： | 16 |
| 采样率（每秒）： | 6.8 |
| 数据接口： | MICROWIRE?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 480µW |
| 电压电源： | 单电源 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-WFDFN 裸露焊盘 |
| 供应商设备封装： | 10-DFN（3x3） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，双极 |
| 配用： | DC941A-ND - BOARD DELTA SIGMA ADC LTC2482 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
LTC2482
18
2482fc
APPLICATIONS INFORMATION
When testing EOC, if the conversion is complete (EOC = 0),
the device will exit the low power mode during the EOC test.
In order to allow the device to return to the low power sleep
state, CS must be pulled high before the rst rising edge of
SCK. In the internal SCK timing mode, SCK goes high and the
device begins outputting data at time tEOCtest after the falling
edge of CS (if EOC = 0) or tEOCtest after EOC goes low (if CS
is low during the falling edge of EOC). The value of tEOCtest is
12μs if the device is using its internal oscillator. If fO is driven
by an external oscillator of frequency fEOSC, then tEOCtest is
3.6/fEOSC in seconds. If CS is pulled high before time tEOCtest,
the device returns to the sleep state and the conversion result
is held in the internal static shift register.
If CS remains low longer than tEOCtest, the rst rising edge
of SCK will occur and the conversion result is serially shifted
out of the SDO pin. The data I/O cycle concludes after the
24th rising edge. The output data is shifted out of the SDO
pin on each falling edge of SCK. The internally generated
serial clock is output to the SCK pin. This signal may be
used to shift the conversion result into external circuitry.
EOC can be latched on the rst rising edge of SCK and the
last bit of the conversion result on the 24th rising edge of
SCK. After the 24th rising edge, SDO goes high (EOC = 1),
SCK stays high and a new conversion starts.
Typically, CS remains low during the data output state.
However, the data output state may be aborted by pulling
CS high anytime between the rst and 24th rising edge of
SCK (see Figure 8). On the rising edge of CS, the device
aborts the data output state and immediately initiates a new
conversion. This is useful for systems not requiring all 24
bits of output data, aborting an invalid conversion cycle,
or synchronizing the start of a conversion. If CS is pulled
high while the converter is driving SCK low, the internal
pull-up is not available to restore SCK to a logic high state.
This will cause the device to exit the internal serial clock
mode on the next falling edge of CS. This can be avoided
by adding an external 10k pull-up resistor to the SCK pin
or by never pulling CS high when SCK is low.
Whenever SCK is low, the LTC2482’s internal pull-up at pin
SCK is disabled. Normally, SCK is not externally driven if
the device is in the internal SCK timing mode. However,
certain applications may require an external driver on SCK.
If this driver goes Hi-Z after outputting a low signal, the
LTC2482’s internal pull-up remains disabled. Hence, SCK
remains low. On the next falling edge of CS, the device is
switched to the external SCK timing mode. By adding an
external 10k pull-up resistor to SCK, this pin goes high once
the external driver goes Hi-Z. On the next CS falling edge,
the device will remain in the internal SCK timing mode.
SDO
SCK
(INTERNAL)
CS
MSB
SIG
BIT 0
LSB
BIT 4
TEST EOC
BIT 19
BIT 18
BIT 17
BIT 16
BIT 20
BIT 21
BIT 22
EOC
BIT 23
SLEEP
DATA OUTPUT
CONVERSION
2482 F07
<tEOCtest
Hi-Z
TEST EOC
VCC
fO
VREF
IN+
IN–
SCK
SDO
CS
GND
210
INT/EXT CLOCK
3
4
5
9
10k
VCC
7
8,1
6
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUT
1μF
2.7V TO 5.5V
LTC2482
3-WIRE
SPI INTERFACE
Figure 7. Internal Serial Clock, Single Cycle Operation
相关PDF资料 |
PDF描述 |
|---|---|
| D38999/26WD19PNLC | CONN HSG PLUG 19POS STRGHT PINS |
| D38999/26WD19AN | CONN HSG PLUG 19POS STRGHT PINS |
| D38999/20FJ61AN | CONN HSG RCPT 61POS WALL MT PINS |
| D38999/20WJ61AN | CONN HSG RCPT 61POS WALL MT PINS |
| D38999/26WE26PNLC | CONN HSG PLUG 26POS STRGHT PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2482IDD | 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 6.8sps 16-bit Serial 10-Pin DFN EP |
| LTC2482IDD#PBF | 功能描述:IC ADC 16BIT 10-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| LTC2482IDD#PBF | 制造商:Linear Technology 功能描述:IC, ADC, 16BIT, DFN-10 |
| LTC2482IDD#TR | 制造商:Linear Technology 功能描述:ADC Single Delta-Sigma 6.8sps 16-bit Serial 10-Pin DFN EP T/R |
| LTC2482IDD#TRPBF | 功能描述:IC ADC 16BIT 10-DFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:2,500 系列:- 位数:16 采样率（每秒）:15 数据接口:MICROWIRE?，串行，SPI? 转换器数目:1 功率耗散（最大）:480µW 电压电源:单电源 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:38-WFQFN 裸露焊盘 供应商设备封装:38-QFN（5x7） 包装:带卷 (TR) 输入数目和类型:16 个单端，双极；8 个差分，双极 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
发布紧急采购，3分钟左右您将得到回复。