参数资料
型号: LTC2704CGW-16#PBF
厂商: Linear Technology
文件页数: 8/22页
文件大小: 0K
描述: IC DAC 16BIT QUAD VOUT 44-SSOP
产品培训模块: LTC275x 18-Bit DAC
标准包装: 27
设置时间: 10µs
位数: 16
数据接口: 串行,SPI?
转换器数目: 4
电压电源: 模拟和数字,双 ±
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 44-BSOP(0.295",7.50mm 宽)
供应商设备封装: 44-SSOP
包装: 管件
输出数目和类型: 4 电压,单极;4 电压,双极
采样率(每秒): *
配用: DC752A-B-ND - BOARD DAC LTC2704-16
LTC2704
16
2704fd
should be driven with a Thevenin-equivalent impedance
of 10kΩ or less. If not used, they should be shorted to
their respective signal grounds, AGNDx.
POWER-ON RESET AND CLEAR
When power is rst applied to the LTC2704, all DACs
power-up in 5V unipolar mode (S3 S2 S1 S0 = 0000). All
internal DAC registers are reset to 0 and the DAC outputs
are zero volts.
When the CLR pin is taken low, a system clear results. The
command and address shift registers, and the code and
conguration B2 buffers, are reset to 0; the DAC outputs
are all reset to zero volts. The B1 buffers are left intact, so
that any subsequent “Update B1→B2” command (includ-
ing the use of LDAC) restores the addressed DACs to their
respective previous states.
If CLR is asserted during an operation, i.e., when CS/LD
is low, the operation is aborted. Integrity of the relevant
input (B1) buffers is not guaranteed under these condi-
tions, therefore the contents should be checked using
readback or replaced.
The RFLAG pin is used as a ag to notify the system of a
loss of data integrity. The RFLAG output is asserted low
at power-up, system clear, or if the logic supply VDD dips
below approximately 2V; and stays asserted until any valid
update command is executed.
SLEEP MODE
When a sleep command (C3 C2 C1 C0 = 1110) is issued,
the addressed DAC or DACs go into power-down mode.
DACs A and B share a reference inverting amplier as do
DACs C and D. If either DAC A or DAC B (similarly for DACs
C and D) is powered down, its shared reference inverting
amplier remains powered on. When both DAC A and DAC B
are powered down together, their shared reference invert-
ing amplier is also powered down (similarly for DACs C
and D). To determine the sleep status of a particular DAC,
a direct read span command is performed by addressing
the DAC and reading its status on the readback pin SRO.
The fth LSB is the sleep status bit (see Figures 2a and
2b). Table 4 shows the sleep status bit’s functionality.
Table 4. Readback Sleep Status Bit
SLP
STATUS
0
DAC n Awake
1
DAC n in Sleep Mode
OPERATION
相关PDF资料
PDF描述
LTC2704IGW-14#PBF IC DAC 14BIT QUAD VOUT 44-SSOP
AD669BNZ IC DAC 16BIT MONO W/VREF 28-DIP
AD7237AQ IC DAC 12BIT W/AMP W/BUFF 24CDIP
VI-26T-IV CONVERTER MOD DC/DC 6.5V 150W
VI-BNP-MU-S CONVERTER MOD DC/DC 13.8V 200W
相关代理商/技术参数
参数描述
LTC2704IGW-12 制造商:Linear Technology 功能描述:DAC 4-CH 12-bit 44-Pin SSOP W
LTC2704IGW-12#PBF 功能描述:IC DAC 12BIT QUAD VOUT 44-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
LTC2704IGW-12#TRPBF 功能描述:IC DAC 12BIT QUAD VOUT 44-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
LTC2704IGW-14#PBF 功能描述:IC DAC 14BIT QUAD VOUT 44-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
LTC2704IGW-14#TRPBF 功能描述:IC DAC 14BIT QUAD VOUT 44-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率(每秒):*