参数资料
型号: LTC2752AILX#PBF
厂商: LINEAR TECHNOLOGY CORP
元件分类: DAC
英文描述: 16-BIT DAC, PQFP48
封装: 7 X 7 MM, LEAD FREE, PLASTIC, MS-026, LQFP-48
文件页数: 24/24页
文件大小: 360K
代理商: LTC2752AILX#PBF
LTC2752
2752f
pin FuncTions
REFA (Pins 1, 2): Feedback Resistor for the DAC A Refer-
ence Inverting Amplifier, and Reference Input for DAC A.
The 20k feedback resistor is connected internally from
REFA to RCOMA. For normal operation tie this pin to the
output of the DAC A reference inverting amplifier (see
Typical Applications). Typically –5V; accepts up to ±15V.
Pins 1 and 2 are internally shorted together.
RCOMA (Pin 3): Virtual Ground Point for the DAC A Ref-
erence Amplifier Inverting Resistors. The 20k reference
inverting resistors are connected internally from RINA to
RCOMA and from RCOMA to REFA, respectively (see Block
Diagram). For normal operation tie RCOMA to the negative
input of the external reference inverting amplifier (see
Typical Applications).
GEADJA (Pin 4): Gain Adjust Pin for DAC A. This control
pin can be used to null gain error or to compensate for
reference errors. The gain change expressed in LSB is
the same for any output range. See System Offset and
Gain Adjustments in the Operation section. Tie to ground
if not used.
RINA (Pins 5, 6): Input Resistor for External Reference
Inverting Amplifier. The 20k input resistor is connected
internally from RINA to RCOMA. For normal operation tie
RINA to the external positive reference voltage (see Typical
Applications). Either or both of these precision-matched
resistor sets (each set comprising RINX, RCOMX and REFX)
may be used to invert positive references to provide the
negativevoltagesneededbytheDACs.Typically5V;accepts
up to ±15V. Pins 5 and 6 are internally shorted together.
GND (Pins 7, 10, 15, 17, 18, 27, 30): Ground; tie to
ground.
IOUT2AS, IOUT2AF (Pins 8, 9): DAC A Current Output
Complement Sense and Force Pins. Tie to ground via a
clean, low-impedance path. These pins may be used with
a precision ground buffer amp as a Kelvin sensing pair
(see the Typical Applications section).
CS/LD (Pin 11): Synchronous Chip Select and Load Input
Pin.
SDI (Pin 12): Serial Data Input. Data is clocked in on the
rising edge of the serial clock (SCK) when CS/LD is low.
SCK (Pin 13): Serial Clock Input.
SRO (Pin 14): Serial Readback Output. Data is clocked out
on the falling edge of SCK. Readback data begins clocking
out after the last address bit A0 is clocked in. SRO is an
active output only when the chip is selected (i.e., when
CS/LD is low). Otherwise SRO presents a high impedance
output in order to allow other parts to control the bus.
VDD(Pin16):PositiveSupplyInput;2.7V≤VDD≤5.5V.By-
pass with a 0.1μF low ESR ceramic capacitor to ground.
CLR (Pin 19): Asynchronous Clear Input. When this pin is
low, all DAC registers (both code and span) are cleared to
zero. All DAC outputs are cleared to zero volts.
RFLAG (Pin 20): Reset Flag Output. An active low output
is asserted when there is a power-on reset or a clear event.
Returns high when an Update command is executed.
DNC (Pin 21): Do not connect this pin.
M-SPAN (Pin 22): Manual Span Control Pin. M-SPAN is
used in conjunction with pins S2, S1 and S0 (Pins 25, 24
and 23) to configure all DACs for operation in a single,
fixed output range.
To configure the part for manual span use, tie M-SPAN
directly to VDD. The DAC output range is then set via
hardware pin strapping of pins S2, S1 and S0 (rather than
through the SPI port); and Write and Update commands
have no effect on the active output span.
ToconfigurethepartforSoftSpanuse,tieM-SPANdirectly
to GND. The output ranges are then individually control-
lable through the SPI port; and pins S2, S1 and S0 have
no effect.
See Manual Span Configuration in the Operation section.
M-SPANmustbeconnectedeitherdirectlytoGND(SoftSpan
configuration) or to VDD (manual span configuration).
S0 (Pin 23): Span Bit 0 Input. In Manual Span mode
(M-SPAN tied to VDD),pinsS0,S1andS2arepin-strapped
to select a single fixed output range for all DACs. These
pins should be tied to either GND or VDD even if they are
unused.
S1(Pin24):SpanBit1Input.InManualSpanmode(M-SPAN
tied to VDD), pins S0, S1 and S2 are pin-strapped to select
a single fixed output range for all DACs. These pins should
be tied to either GND or VDD even if they are unused.
相关PDF资料
PDF描述
LTC2752ACLX#PBF 16-BIT DAC, PQFP48
LTC2752BCLX#PBF 16-BIT DAC, PQFP48
LTC2752BILX#PBF 16-BIT DAC, PQFP48
LTC2757ACLX#PBF PARALLEL, WORD INPUT LOADING, 2.1 us SETTLING TIME, 18-BIT DAC, PQFP48
LTC2757AILX#PBF PARALLEL, WORD INPUT LOADING, 2.1 us SETTLING TIME, 18-BIT DAC, PQFP48
相关代理商/技术参数
参数描述
LTC2752BCLX#PBF 功能描述:IC DAC 16BIT DUAL CUR OUT 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压,单极 采样率(每秒):* 产品目录页面:1398 (CN2011-ZH PDF)
LTC2752BILX#PBF 功能描述:IC DAC 16BIT DUAL CUR OUT 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
LTC2753ACUK-16#PBF 功能描述:IC DAC 16BIT DUAL 48-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
LTC2753ACUK-16#TRPBF 功能描述:IC DAC 16BIT DUAL 48-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k
LTC2753AIUK-16#PBF 功能描述:IC DAC 16BIT DUAL 48-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散(最大):100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC(J 形引线) 供应商设备封装:28-PLCC(11.51x11.51) 包装:带卷 (TR) 输出数目和类型:1 电压,单极;1 电压,双极 采样率(每秒):143k