- 您现在的位置：买卖IC网 > PDF目录8568 > LTC2755BIUP-16#PBF (Linear Technology)IC DAC 16BIT CUR OUT 64-QFN PDF资料下载
参数资料
| 型号： | LTC2755BIUP-16#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 7/24页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT CUR OUT 64-QFN |
| 标准包装： | 40 |
| 系列： | SoftSpan™ |
| 设置时间： | 2µs |
| 位数： | 16 |
| 数据接口： | 并联 |
| 转换器数目： | 4 |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-WFQFN 裸露焊盘 |
| 供应商设备封装： | 64-QFN（9x9） |
| 包装： | 管件 |
| 输出数目和类型： | 8 电流，单极；8 电流，双极 |
| 采样率（每秒）： | * |
| 配用： | DC1112A-ND - BOARD DAC LTC2755-16 |
LTC2755
15
2755f
OPERATION
the D/S pin. The selected I/O port’s pins become logic
outputs during readback, while the unselected I/O port’s
pins remain high-impedance inputs.
With the DAC channel and I/O port selected, assert READ
high and select the desired input or DAC register using the
UPD pin. Note that UPD is a two function pin—the update
function is only available when READ is low. When READ
is high, the update function is disabled and the UPD pin
instead selects the input or DAC register for readback.
Table 1 shows the readback functions for the LTC2755.
Table 1. Write, Update and Read Functions
READ D/S
WR UPD
SPAN I/O
DATA I/O
0
-
Write to Input Register
0
1
-
Write/Update
(Transparent)
00
1
0
-
0
1
Update DAC Register
0
1
0
Write to Input Register
-
0
1
0
1
Write/Update
(Transparent)
-
01
1
0
-
0
1
Update DAC register
Update DAC Register
1
0
X
0
-
Read Input Register
1
0
X
1
-
Read DAC Register
1
X
0
Read Input Register
-
1
X
1
Read DAC Register
-
X = Don’t Care
The most common readback task is to check the contents
of an input register after writing to it, before updating the
new data to the DAC register. To do this, hold UPD low
and assert READ high. The contents of the selected port’s
input register are output to its I/O pins.
To read back the contents of a DAC register, hold UPD low
and assert READ high, then bring UPD high to select the
DAC register. The contents of the selected DAC register are
output by the selected port’s I/O pins. Note: if no update is
desired after the readback operation, UPD must be returned
low before bringing READ low; otherwise the UPD pin will
revert to its primary function and update the DAC.
These devices also have a power-on reset that initializes all
DACs to VOUT = 0V in any output range. The DACs power up
in the 0V-5V range if the part is in SoftSpan conguration;
for manual span (see Manual Span Conguration below),
the DACs power up in the manually-chosen range at the
appropriate code.
Manual Span Conguration
Multiple output ranges are not needed in some applications.
To congure the LTC2755 for single-span operation, tie the
MSPAN pin to VDD and the D/S pin to GND. The desired
output range is then specied by the span I/O pins (S0, S1
and S2) as usual, but the pins are programmed by tying
directly to GND or VDD (see Figure 1 and Table 2). In this
conguration, all DAC channels will initialize to the chosen
output range at power-up, with VOUT = 0V.
When congured for manual span operation, span pin
readback is disabled.
Readback
The contents of any one of the 16 interface registers can
be read back from the I/O ports.
The I/O pins are grouped into two ports: data and span. The
data I/O port comprises pins D0-D11, D0-D13 or D0-D15
(LTC2755-12, LTC2755-14 or LTC2755-16, respectively).
The span I/O port comprises pins S0, S1 and S2 for all
parts.
Each DAC channel has a set of data registers that are
controlled and read back from the data I/O port; and a set
of span registers that are controlled and read back from
the span I/O port. The register structure is shown in the
Block Diagram.
A readback operation is initiated by asserting READ to
logic high after selecting the desired DAC channel and I/O
port. The I/O pins, which are high-impedance digital inputs
when READ is low, selectively change to low-impedance
logic outputs during readback.
Select the DAC channel with address pins A0, A1 and A2,
and select the I/O port (data or span) to be read back with
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B1V-MX-S | CONVERTER MOD DC/DC 5.8V 75W |
| AD565AJR | IC DAC 12BIT MONO 250NS 28-SOIC |
| VE-B1T-MX-S | CONVERTER MOD DC/DC 6.5V 75W |
| AD9787BSVZRL | IC DAC 14BIT 800MSPS 100TQFP |
| VI-B1T-MX-S | CONVERTER MOD DC/DC 6.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2755CUP-12#PBF | 功能描述:IC DAC 12BIT CUR OUT 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| LTC2755CUP-12#TRPBF | 功能描述:IC DAC 12BIT CUR OUT 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散（最大）:55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:* |
| LTC2755CUP-14#PBF | 功能描述:IC DAC 14BIT CUR OUT 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| LTC2755CUP-14#TRPBF | 功能描述:IC DAC 14BIT CUR OUT 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
| LTC2755IUP-12#PBF | 功能描述:IC DAC 12BIT CUR OUT 64-QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Data Converter Fundamentals DAC Architectures 标准包装:750 系列:- 设置时间:7µs 位数:16 数据接口:并联 转换器数目:1 电压电源:双 ± 功率耗散（最大）:100mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-LCC（J 形引线） 供应商设备封装:28-PLCC（11.51x11.51） 包装:带卷 (TR) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:143k |
发布紧急采购，3分钟左右您将得到回复。