参数资料
| 型号： | LTC2757BCLX#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 3/20页 |
| 文件大小： | 0K |
| 描述： | IC DAC 18BIT PAR 48LQFP |
| 标准包装： | 250 |
| 系列： | SoftSpan™ |
| 设置时间： | 2.1µs |
| 位数： | 18 |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 托盘 |
| 输出数目和类型： | 2 电流，单极；2 电流，双极 |
| 采样率（每秒）： | * |
| 配用： | DC1485A-ND - BOARD DAC LTC2757 |
LTC2757
11
2757f
OPERATION
To make both registers transparent for owthrough
mode, tie WR low and UPD high. However, this defeats
the deglitcher operation and output glitch impulse may
increase. The deglitcher is activated on the rising edge
of the UPD pin.
The interface also allows the use of the Input and DAC
registers in a master-slave, or edge-triggered, congura-
tion. This mode of operation occurs when WR and UPD
are tied together and driven by a single clock signal. The
data bits are loaded into the Input register on the falling
edge of the clock and then loaded into the DAC register
on the rising edge.
It is possible to control both ports on one 18-bit wide
data bus by allowing Span pins S2 to S0 to share bus
lines with the Data LSBs (D2 to D0). No Write or Read
operation acts on both span and data, so there cannot be
a signal conict.
The asynchronous clear pin (CLR) resets the LTC2757
to 0V (zero-, half- or quarter-scale code) in any output
range. CLR resets both the Input and DAC data registers,
but leaves the Span registers unchanged.
The device also has a power-on reset that initializes the DAC
to VOUT = 0V in any output range. The DAC powers up in
the 0V to 5V range at zero-scale if the part is in SoftSpan
conguration. For manual span (M-SPAN tied to VDD; see
Manual Span Conguration), the DACs power-up in the
manually-chosen range at the appropriate code.
Manual Span Conguration
Multiple output ranges are not needed in some applica-
tions. To congure the LTC2757 for single-span opera-
tion, tie the M-SPAN pin to VDD and the D/S pin to GND.
The desired output range is programmed by tying S0,
S1 and S2 to GND or VDD (see Figure 1 and Table 2). In
this conguration, no range-setting software routine is
needed; the part will initialize to the chosen output range
at power-up, with VOUT = 0V.
When congured for manual span operation, Span port
readback is disabled.
Output Ranges
The LTC2757 is a current-output, parallel-input precision
multiplying DAC offering ±1LSB INL and DNL over six
software-selectable output ranges. Ranges can either
be programmed in software for maximum exibility or
hardwired through pin-strapping. Two unipolar ranges
are available (0V to 5V and 0V to 10V), and four bipolar
ranges (±2.5V, ±5V, ±10V and –2.5V to 7.5V). These ranges
are obtained when an external precision 5V reference is
used. The output ranges for other reference voltages
are easy to calculate by observing that each range is a
multiple of the external reference voltage. The ranges can
then be expressed: 0 to 1
×, 0 to 2×, ±0.5×, ±1×, ±2×, and
–0.5
× to 1.5×.
Digital Section
The LTC2757 has four internal interface registers (see
Block Diagram). Two of these—one Input and one DAC
register—are dedicated to the Data I/O port, and two
to the Span I/O port. Each port is thus double buffered.
Double buffering provides the capability to simultaneously
update the Span and Code registers, which allows smooth
voltage transitions when changing output ranges. It also
permits the simultaneous updating of multiple DACs or
other parts on the data bus.
Write and Update Operations
Load the data input register directly from an 18-bit bus
by holding the D/S pin low and then pulsing the WR pin
low (Write operation).
Load the Span Input register by holding the D/S pin high
and then pulsing the WR pin low (Write operation). The
Span and Data register structures are the same except for
the number of parallel bits—the Span registers have three
bits, while the Data registers have 18 bits.
The DAC registers are loaded by pulsing the UPD pin
high (Update operation), which copies the data held in
the Input registers of both ports into the DAC registers.
Note that Update operations always include both Data
and Span registers; but the DAC register values will not
change unless the Input register values have previously
been changed by a Write operation.
相关PDF资料 |
PDF描述 |
|---|---|
| AD767KPZ | IC DAC 12BIT W/AMP 28-PLCC |
| AD5392BCPZ-5 | IC DAC 14BIT 8CHAN 5V 64LFCSP |
| AD5570BRSZ-REEL7 | IC DAC 16BIT SERIAL IN 16SSOP |
| AD5570BRSZ-REEL | IC DAC 16BIT SERIAL IN 16SSOP |
| AD7538AQ | IC DAC 14BIT W/BUFF 24-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2757BILX#PBF | 功能描述:IC DAC 18BIT PAR 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| LTC2757BILX#PBF-ES | 制造商:Linear Technology 功能描述:18-BIT PARALLEL IOUT DAC WITH |
| LTC2758ACLX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| LTC2758AILX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| LTC2758BCLX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:SoftSpan™ 标准包装:1 系列:- 设置时间:4.5µs 位数:12 数据接口:串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOICN 包装:剪切带 (CT) 输出数目和类型:1 电压，单极；1 电压，双极 采样率（每秒）:* 其它名称:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
发布紧急采购，3分钟左右您将得到回复。