- 您现在的位置：买卖IC网 > PDF目录15928 > LTC2902-1IGN#PBF (Linear Technology)IC MON SUPP QD W/RST&SEL 16-SSOP PDF资料下载
参数资料
| 型号： | LTC2902-1IGN#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 12/16页 |
| 文件大小： | 0K |
| 描述： | IC MON SUPP QD W/RST&SEL 16-SSOP |
| 标准包装： | 100 |
| 类型： | 多压监控器 |
| 监视电压数目： | 4 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 最小为 5 ms |
| 电压 - 阀值： | 16 种可选阀值组合 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SSOP |
| 包装： | 管件 |
LTC2902
APPLICATIO S I FOR ATIO
particular output is known, output fall time (10% to 90%)
is estimated using:
t FALL ≈ 2.2 ? R PD ? C LOAD
where R PD is the on-resistance of the internal pull-down
transistor. The typical performance curve (V OL vs I SINK )
demonstrates that the pull-down current is somewhat
linear versus output voltage. Using the 25 ° C curve, R PD is
estimated to be approximately 40 ? . Assuming a 150pF
load capacitance, the fall time is about 13.2ns.
Although the outputs are considered to be “open-drain,”
they do have a weak pull-up capability (see COMPX or RST
Pull-Up Current vs V2 curve). Output rise time (10% to
90%) is estimated using:
t RISE ≈ 2.2 ? R PU ? C LOAD
where R PU is the on-resistance of the pull-up transistor.
The on-resistance as a function of the V2 voltage at room
with C RT in Farads and t RST in seconds. The C RT value per
millisecond of delay can also be expressed as C RT /ms =
217 (pF/ms).
Leaving the CRT pin unconnected will generate a mini-
mum reset time-out of approximately 50 μ s. Maximum
reset time-out is limited by the largest available low
leakage capacitor. The accuracy of the time-out period will
be affected by capacitor leakage (the nominal charging
current is 2 μ A) and capacitor tolerance. A low leakage
ceramic capacitor is recommended.
Tolerance Programming and the RESET Disable
Using the two digital inputs T0 and T1, the user can
program the global supply tolerance for the LTC2902 (5%,
7.5%, 10%, 12.5%). The larger tolerances provide more
headroom by lowering the trip thresholds.
Table 4. Tolerance Programming
temperature is estimated using:
T0
T1
TOLERANCE (%)
V REF (V)
R PU =
6 ? 10 5
V 2 – 1
?
Low
Low
High
Low
High
Low
5
7.5
10
1.210
1.178
1.146
with V2 = 3.3V, R PU is about 260k. Using 150pF for load
capacitance, the rise time is 86 μ s. If the output needs to
High
High
12.5
1.113
pull up faster and/or to a higher voltage, a smaller
external pull-up resistor may be used. Using a 10k pull-
up resistor, the rise time is reduced to 3.3 μ s for a 150pF
load capacitance.
The LTC2902-2 has an active pull-up to V2 on the RST
output. The typical performance curve (RST Pull-Up Cur-
rent vs V2 curve) demonstrates that the pull-up current is
somewhat linear versus the V2 voltage and R PU is esti-
mated to be approximately 625 ? . A 150pF load capaci-
tance makes the rise time about 206ns.
Selecting the Reset Timing Capacitor
The reset time-out period is adjustable in order to accom-
modate a variety of microprocessor applications. The
reset time-out period, t RST , is adjusted by connecting a
capacitor, C RT , between the CRT pin and ground. The value
of this capacitor is determined by:
C RT = t RST ? 217 ? 10 –9
Under conventional operation, RST and COMPX will go
low when V X is below its threshold. At any time, the RDIS
pin can be pulled low, overriding the reset operation and
forcing the RST pin high. This feature is useful when
determining supply margins under processor control since
the reset command will not be invoked. The RDIS pin is
connected to a weak internal pull-up to V CC (10 μ A typ),
allowing the pin to be left floating if unused.
Ensuring RST Valid for V CC Down to 0V (LTC2902-2)
When V CC is below 1V the RST pull-down capability is
drastically reduced. The RST pin may float to undeter-
mined voltages when connected to high impedance (such
as CMOS logic inputs). The addition of a pull-down resis-
tor from RST to ground will provide a path for stray charge
and/or leakage currents. The resistor value should be
small enough to provide effective pull-down without ex-
cessively loading the pull-up circuitry. Too large a value
may not pull down well enough. A 100k resistor from RST
to ground is satisfactory for most applications.
2902f
12
相关PDF资料 |
PDF描述 |
|---|---|
| ADM805LARNZ | IC SUPERVISOR MPU 4.65V WD 8SOIC |
| ADM805LANZ | IC SUPERVISOR MPU 4.65V WD 8DIP |
| M3YYK-6006R | IDC CABLE - MPD60K/MC60M/MPD60K |
| M3RRK-6006R | IDC CABLE - MPR60K/MC60M/MPR60K |
| LTC2919CMS-5#PBF | IC MONITOR PREC 10-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC2902-21GN | 制造商:MISCELLANEOUS 功能描述: |
| LTC2902-2CGN | 功能描述:IC MON SUPP QD W/RST&SEL 16-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 其它有关文件:STM6717 View All Specifications 标准包装:1 系列:- 类型:多压监控器 监视电压数目:2 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:1.11V，3.075V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:Digi-Reel® 产品目录页面:1194 (CN2011-ZH PDF) 其它名称:497-7019-6 |
| LTC2902-2CGN#PBF | 功能描述:IC MONITOR SUPPLY QUAD 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极，开路漏极 复位:高有效/低有效 复位超时:最小为 250 ms 电压 - 阀值:4.37V，4.62V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:管件 产品目录页面:1337 (CN2011-ZH PDF) |
| LTC2902-2CGN#TR | 功能描述:IC MONITOR SUPPLY QUAD 16-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
| LTC2902-2CGN#TRPBF | 功能描述:IC MON SUPP QD W/RST&SEL 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
发布紧急采购，3分钟左右您将得到回复。