- 您现在的位置：买卖IC网 > PDF目录1830 > LTC3542IDC#TRMPBF (Linear Technology)IC REG BUCK SYNC ADJ 0.5A 6DFN PDF资料下载
参数资料
| 型号： | LTC3542IDC#TRMPBF |
| 厂商： | Linear Technology |
| 文件页数： | 11/16页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 0.5A 6DFN |
| 标准包装： | 500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.6 V ~ 5.5 V |
| 输入电压： | 2.5 V ~ 5.5 V |
| PWM 型： | 电流模式，混合 |
| 频率 - 开关： | 2.25MHz |
| 电流 - 输出： | 500mA |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 6-WFDFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 6-DFN-EP（2x2） |
LTC3542
APPLICATIONS INFORMATION
3) The switching current is MOSFET gate charging current,
that results from switching the gate capacitance of the
power MOSFETs. Each time a MOSFET gate is switched
from low to high to low again, a packet of charge dQ moves
from V IN to ground. The resulting dQ/dt is a current out of
V IN that is typically much larger than the DC bias current.
In continuous mode, I GATECHG = f O (Q T + Q B ), where Q T
and Q B are the gate charges of the internal top and bottom
MOSFET switches. The gate charge losses are proportional
to V IN and thus their effects will be more pronounced at
higher supply voltages.
Other “hidden” losses such as copper trace and internal
battery resistances can account for additional ef?ciency
degradations in portable systems. The internal battery
and fuse resistance losses can be minimized by making
sure that C IN has adequate charge storage and very low
ESR at the switching frequency. Other losses include
diode conduction losses during dead-time and inductor
core losses generally account for less than 2% total ad-
ditional loss.
Thermal Considerations
In most applications the LTC3542 does not dissipate much
heat due to its high ef?ciency. But in applications where the
LTC3542 is running at high ambient temperature with low
supply voltage and high duty cycles, such as in dropout,
the heat dissipated may exceed the maximum junction
temperature of the part. If the junction temperature reaches
approximately 60°C, both power switches will be turned
off and the SW node will become high impedance.
To avoid the LTC3542 from exceeding the maximum
junction temperature, the user need to do some thermal
analysis. The goal of the thermal analysis is to determine
whether the power dissipated exceeds the maximum
junction temperature of the part. The temperature rise is
given by:
T R = (P D )( θ JA )
where P D is the power dissipated by the regulator and
θ JA is the thermal resistance from the junction of the die
to the ambient.
The junction temperature, T J , is given by:
T J = T A + T R
where T A is the ambient temperature.
As an example, consider the LTC3542 in dropout at an
input voltage of 2.7V, a load current of 500mA and an
ambient temperature of 70°C. From the typical performance
graph of switch resistance, the R DS(ON) of the P-channel
switch at 70°C is approximately 0.7 Ω . Therefore, power
dissipated by the part is:
P D = I LOAD2 ? R DS(ON) = 175mW
For the DFN package, the θ JA is 102°C/W. Thus, the junc-
tion temperature of the regulator is:
T J = 70°C + 0.175 ? 102 = 87.9°C
which is below the maximum junction temperature of
125°C.
Note that at higher supply voltages, the junction temperature
is lower due to reduced switch resistance (R DS(ON) ).
Checking Transient Response
The regulator loop response can be checked by looking
at the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
a load step occurs, V OUT immediately shifts by an amount
equal to Δ I LOAD ? ESR, where ESR is the effective series
resistance of C OUT . Δ I LOAD also begins to charge or dis-
charge C OUT , generating a feedback error signal used by the
regulator to return V OUT to its steady-state value. During
this recovery time, V OUT can be monitored for overshoot
or ringing that would indicate a stability problem.
The output voltage settling behavior is related to the stability
of the closed-loop system and will demonstrate the actual
overall supply performance. For a detailed explanation of
optimizing the compensation components, including a re-
view of control loop theory, refer to Application Note 76.
In some applications, a more severe transient can be caused
by switching loads with large (>1μF) bypass capacitors.
The discharged bypass capacitors are effectively put in
3542fa
11
相关PDF资料 |
PDF描述 |
|---|---|
| LTC3543EDCB#TRPBF | IC REG BUCK SYNC ADJ 0.6A 8DFN |
| LTC3544BEUD#TRPBF | IC REG BUCK SYNC ADJ QUAD 16QFN |
| LTC3545IUD-1#TRPBF | IC REG BUCK SYNC ADJ 0.8A 16QFN |
| LTC3546IFE#TRPBF | IC REG BUCK SYNC ADJ DL 28TSSOP |
| LTC3547EDDB-1#TRPBF | IC REG BUCK SYNC ADJ .3A DL 8DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3542IDC-TRPBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:500mA, 2.25MHz Synchronous Step-Down DC/DC Converter |
| LTC3542IS6#PBF | 制造商:Linear Technology 功能描述:Conv DC-DC Single Step Down 2.5V to 5.5V 6-Pin TSOT-23 制造商:Linear Technology 功能描述:DP-SWREG/Monolithic, Cut Tape 500mA, 2.25MHz Synchronous Step-Down DC/DC Convert |
| LTC3542IS6#TRMPBF | 功能描述:IC REG BUCK SYNC ADJ TSOT23-6 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:2,500 系列:- 类型:升压（升压） 输出类型:可调式 输出数:1 输出电压:1.24 V ~ 30 V 输入电压:1.5 V ~ 12 V PWM 型:电流模式，混合 频率 - 开关:600kHz 电流 - 输出:500mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:8-SOIC |
| LTC3542IS6#TRPBF | 功能描述:IC REG BUCK SYNC ADJ TSOT23-6 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:2,500 系列:- 类型:升压（升压） 输出类型:可调式 输出数:1 输出电压:1.24 V ~ 30 V 输入电压:1.5 V ~ 12 V PWM 型:电流模式，混合 频率 - 开关:600kHz 电流 - 输出:500mA 同步整流器:无 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:8-SOIC |
| LTC3542IS6-PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:500mA, 2.25MHz Synchronous Step-Down DC/DC Converter |
发布紧急采购，3分钟左右您将得到回复。