- 您现在的位置：买卖IC网 > PDF目录15310 > LTC3832-1ES8#TR (Linear Technology)IC REG CTRLR BUCK PWM VM 8-SOIC PDF资料下载
参数资料
| 型号： | LTC3832-1ES8#TR |
| 厂商： | Linear Technology |
| 文件页数： | 11/24页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 8-SOIC |
| 标准包装： | 2,500 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 360kHz |
| 占空比： | 95% |
| 电源电压： | 3 V ~ 8 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
LTC3832/LTC3832-1
APPLICATIO S I FOR ATIO
Connecting a 82k resistor from FREQSET to ground
forces 15 μ A out of the pin, causing the internal oscillator
to run at approximately 450kHz. Forcing an external 20 μ A
current into FREQSET cuts the internal frequency to
100kHz. An internal clamp prevents the oscillator from
running slower than about 50kHz. Tying FREQSET to V CC
forces the chip to run at this minimum speed. The
LTC3832-1 does not have this frequency adjustment
function.
Shutdown
The LTC3832 includes a low power shutdown mode,
controlled by the logic at the SHDN pin. A high at SHDN
allows the part to operate normally. A low level at SHDN for
more than 100 μ s forces the LTC3832 into shutdown
mode. In this mode, all internal switching stops, the COMP
and SS pins pull to ground and Q1 and Q2 turn off. The
LTC3832 supply current drops to <10 μ A, although off-
Figure 5 describes the operation of the conventional
synchronization function. A negative transition at the
SHDN pin forces the internal ramp signal low to restart a
new PWM cycle. Notice that the ramp amplitude is lowered
as the external clock frequency goes higher. The effect of
this decrease in ramp amplitude increases the open-loop
gain of the controller feedback loop. As a result, the loop
crossover frequency increases and it may cause the feed-
back loop to be unstable if the phase margin is insufficient.
To overcome this problem, the LTC3832 monitors the
peak voltage of the ramp signal and adjusts the oscillator
charging current to maintain a constant ramp peak.
SHDN
state leakage in the external MOSFETs may cause the total
300kHz
RAMP SIGNAL
V IN current to be some what higher, especially at elevated
temperatures. If SHDN returns high, the LTC3832 reruns
a soft-start cycle and resumes normal operation. The
LTC3832-1 does not have this shutdown function.
TRADITIONAL
SYNC METHOD
WITH EARLY
RAMP
TERMINATION
FREE RUNNING
RAMP SIGNAL
WITH EXT SYNC
External Clock Synchronization
The LTC3832 SHDN pin doubles as an external clock
input for applications that require a synchronized clock.
An internal circuit forces the LTC3832 into external
synchronization mode if a negative transition at the SHDN
pin is detected. In this mode, every negative transition on
the SHDN pin resets the internal oscillator and pulls the
ramp signal low, this forces the LTC3832 internal oscil-
lator to lock to the external clock frequency. The LTC3832-1
does not have this external synchronization function.
The LTC3832 internal oscillator can be externally synchro-
nized from 100kHz to 500kHz. Frequencies above 300kHz
can cause a decrease in the maximum obtainable duty
cycle as rise/fall time and propagation delay take up a
larger percentage of the switch cycle. Circuits using these
frequencies should be checked carefully in applications
where operation near dropout is important—like 3.3V to
2.5V converters. The low period of this clock signal must
not be >100 μ s, or else the LTC3832 enters shutdown
mode.
RAMP AMPLITUDE
ADJUSTED
LTC3832
KEEPS RAMP
AMPLITUDE
CONSTANT
UNDER SYNC
3832 F05
Figure 5. External Synchronization Operation
Input Supply Considerations/Charge Pump
The LTC3832 requires four supply voltages to operate: V IN
for the main power input, PV CC1 and PV CC2 for MOSFET
gate drive and a clean, low ripple V CC for the LTC3832
internal circuitry (Figure 6). The LTC3832-1 has the PV CC2
and V CC pins tied together inside the package (Figure 7).
This pin, brought out as V CC /PV CC2 , has the same low
ripple requirements as the LTC3832, but must also be able
to supply the gate drive current to Q2.
sn3832 3832fs
11
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B2Z-EW-F1 | CONVERTER MOD DC/DC 2V 40W |
| LT1950EGN#TRPBF | IC REG CTRLR PWM CM 16-SSOP |
| LT1950EGN#TR | IC REG CTRLR PWM CM 16-SSOP |
| ASC05DRYI-S93 | CONN EDGECARD 10POS DIP .100 SLD |
| LTC3866EUF#TRPBF | IC REG CTRLR BUCK PWM CM 24-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC3832EGN | 功能描述:IC REG CTRLR BUCK PWM VM 16-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| LTC3832EGN#PBF | 功能描述:IC REG CTRLR BUCK PWM VM 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| LTC3832EGN#TR | 功能描述:IC REG CTRLR BUCK PWM VM 16-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| LTC3832EGN#TRPBF | 功能描述:IC REG CTRLR BUCK PWM VM 16-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| LTC3832EG-T | 制造商:LINEAR TECHNOLOGY CORPORA 功能描述: 制造商:LINTEC 功能描述: |
发布紧急采购，3分钟左右您将得到回复。