- 您现在的位置：买卖IC网 > PDF目录19950 > LTC4257IS8#PBF (Linear Technology)IC CTRLR INTFACE PWR/ETHER 8SOIC PDF资料下载
参数资料
| 型号： | LTC4257IS8#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 10/20页 |
| 文件大小： | 263K |
| 描述： | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| 产品培训模块： | Power over Ethernet |
| 标准包装： | 100 |
| 类型： | 以太网供电开关（PoE） |
| 应用： | IP 电话，LAN 网络供电，网络路由器和交换机 |
| 内部开关： | 是 |
| 电流限制： | 350mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
| 产品目录页面： | 1338 (CN2011-ZH PDF) |
LTC4257
10
4257fb
is designed to accept this thermal load and is thermally
protected to avoid damage to the onboard power MOSFET.
Note that the PD designer must ensure that the PD steady-
state power consumption falls within the limits shown in
Table 2.
Power Good
The LTC4257 includes a power good circuit (Figure 6) that
is used to indicate to the PD circuitry that load capacitor C1
is fully charged and that the PD can start DC/DC converter
operation. The power good circuit monitors the voltage
across the internal power MOSFET and PWRGD is as-
serted when the voltage drops below 1.5V. The power
good circuit includes a large amount of hysteresis to allow
the LTC4257 to operate near the current limit point without
inadvertently disabling PWRGD. The MOSFET voltage
must increase to 3V before PWRGD is disabled.
If a sudden increase in voltage appears on the input line,
this voltage step will be transferred through capacitor C1
and appear across the power MOSFET. The response of
the LTC4257 will depend on the magnitude of the voltage
step, the rise time of the step, the value of capacitor C1 and
the DC load. For fast rising inputs, the LTC4257 will
attempt to quickly charge capacitor C1 using an internal
secondary current limit circuit. In this scenario, the PSE
current limit should provide the overall limit for the circuit.
For slower rising inputs, the 350mA current limit in the
LTC4257 will set the charge rate of capacitor C1. In either
case, the PWRGD signal may go inactive briefly while the
capacitor is charged up to the new line voltage. In the
design of a PD, it is necessary to determine if a step in the
input voltage will cause the PWRGD signal to go inactive
and how to respond to this event. In some designs, the
charge on C1 is sufficient to power the PD through this
event. In this case, it may be desirable to filter the PWRGD
signal so that intermittent power bad conditions are
ignored. Figure 10 demonstrates methods to insert a
lowpass filter on the power good interface.
For PD designs that use a large load capacitor and also
consume a lot of power, it is important to delay activation
of the PD circuitry with the PWRGD signal. If the PD cir-
cuitry is not disabled during the current-limited turn-on se-
quence, the PD circuitry will rob current intended for charg-
ing up the load capacitor and create a slow rising input,
possibly causing the LTC4257 to go into thermal shutdown.
The PWRGD pin connects to an internal open-drain, 100V
transistor capable of sinking 1mA. Low impedance indi-
cates power is good. PWRGD is high impedance during
signature and classification probing and in the event of a
thermal overload.
During turn-off, PWRGD is deactivated when the input
voltage drops below 30V. In addition, PWRGD may go
active briefly at turn-on for fast rising input waveforms.
PWRGD is referenced to the V
IN
pin and when active will
be near the V
IN
potential. The PD DC/DC converter will
typically be referenced to V
OUT
and care must be taken to
ensure that the difference in potential of the PWRGD signal
does not cause any detrimental effects. Use of diode clamp
D6, as shown in Figure 10, will alleviate any problems.
Figure 6. LTC4257 Power Good
APPLICATIO S I FOR ATIO
U
U
U
PWRGD
C1
5礔
MIN
V
IN
6
4
V
OUT
1.125V
R9
100k
5
300k
300k
LTC4257
THERMAL SHUTDOWN
UVLO
4257 F06
TO
PSE
PD
LOAD
SHDN
+
+
+
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JWT-CY-B1 | CONVERTER MOD DC/DC 6.5V 50W |
| DS2505/T&R | IC OTP 16KBIT TO92-3 |
| VI-JWR-CY-B1 | CONVERTER MOD DC/DC 7.5V 50W |
| EMM36DTAH-S189 | CONN EDGECARD 72POS R/A .156 SLD |
| R2S12-153.3/P-R | CONV DC/DC 2W 15VIN 3.3VOUT SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4258 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Quad IEEE 802.3at Power over Ethernet Controller |
| LTC4258_09 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Quad IEEE 802.3af Power over Ethernet Controller with Integrated Detection |
| LTC4258CGW | 制造商:Linear Technology 功能描述:POWER OVER ETHERNET CONTROLLER |
| LTC4258CGW#PBF | 功能描述:IC POE 802.3AF QUAD 36-SSOP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:2,450 系列:- 控制器类型:SPI 总线至 I²C 总线桥接 接口:I²C，串行，SPI 电源电压:2.4 V ~ 3.6 V 电流 - 电源:11mA 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-HVQFN（4x4） 包装:托盘 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名称:935286452157SC18IS600IBSSC18IS600IBS-ND |
| LTC4258CGW#TR | 制造商:Linear Technology 功能描述:POWER OVER ETHERNET CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。