- 您现在的位置：买卖IC网 > PDF目录22111 > LTC4261IUFD#PBF (Linear Technology)IC CTRLR HOTSWAP W/ADC 24-QFN PDF资料下载
参数资料
| 型号： | LTC4261IUFD#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/34页 |
| 文件大小： | 361K |
| 描述： | IC CTRLR HOTSWAP W/ADC 24-QFN |
| 标准包装： | 73 |
| 类型： | 热交换控制器 |
| 应用： | 通用 |
| 内部开关： | 无 |
| 电源电压： | 9 V ~ 11.2 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（5x4） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
LTC4261/LTC4261-2
9
42612fc
PGI (Pin 1/Pin 22): Power Good Input. This pin along with
the PGI check timer serves as a watchdog to monitor the
power-up of the DC/DC converter. The PGI pin must be low
before the PGI check timer expires, otherwise the GATE
pin pulls down and stays latched and a power bad fault
is logged into the FAULT register. The PGI timer is started
after the second power good is latched and its delay is
equal to four times the start-up debounce delay. Connect
to V
EE
if unused.
PGIO (Pin 28/Pin 21): General Purpose Input/Output.
Open-drain logic output and logic input. Defaults to pull
low a timer delay after the PG pin goes low to indicate a
second power good output. Configure according to Table 6.
RAMP (Pin 18/Pin 12): Inrush Current Ramp Control
Pin. The inrush current is set by placing a capacitor (C
R
)
between the RAMP pin and the drain terminal of the FET .
At start-up, the GATE pin is pulled up by I
GATE(UP)
until the
pass transistor begins to turn on. A current, I
RAMP
, then
flows through C
R
to ramp down the output voltage V
OUT
.
The value of I
RAMP
is controlled by the SS pin voltage.
When the SS pin reaches its clamp voltage (2.56V), I
RAMP
= 20礎. The ramp rate of V
OUT
and the load capacitor C
L
set the inrush current: I
INRUSH
= (C
L
/C
R
) " I
RAMP
.
SCL (Pin 6/Pin 3): Serial Bus Clock Input. Data at the
SDAI pin is shifted in and data at the SDAO pin is shifted
out on rising edges of SCL. This is a high impedance pin
that is generally connected to the output of the incoming
optoisolator driven by the SCL port of the master controller.
An external pull-up resistor or current source is required.
Pull up to INTV
CC
if unused.
SDAI (Pin 5/Pin 2): Serial Bus Data Input. This is a high
impedance input pin used for shifting in command bits,
data bits and SDAO acknowledge bits. An external pull-up
resistor or current source is required. Normally connected
to the output of the incoming optoisolator that is driven
by the SDA port of the master controller. If the master
controller separates SDAI and SDAO, data read at SDAO
needs to be echoed back to SDAI for proper I
2
C commu-
nication. Pull up to INTV
CC
if unused.
SDAO (Pin 4/Pin 1): Serial Bus Data Output. Open-drain
output used for sending data back to the master controller
or acknowledging a write operation. An external pull-up
resistor or current source is required. Normally connected
to the input of the outgoing optoisolator that outputs to
the SDA port of the master controller. In the single-wire
broadcast mode, the SDAO pin sends out selected data
that is encoded with an internal clock.
SENSE (Pin 14/Pin 9): Current Limit Sense Input. Load
current through the external sense resistor (R
S
) is moni-
tored and controlled by an active current limit amplifier
to 50mV/R
S
. Once V
SENSE
reaches 50mV , a circuit breaker
timer starts and turns off the pass transistor after 530祍. In
the event of a catastrophic short circuit, if V
SENSE
crosses
250mV , a fast response comparator immediately pulls the
GATE pin down to turn off the N-channel FET .
SS (Pin 19/Pin 13): Soft-Start Input. Connect a capaci-
tor to this pin to control the rate of rise of inrush current
(dI/dt) during start-up. An internal 10礎 current source
charging the external soft-start capacitor (C
SS
) creates
a voltage ramp. This voltage is converted to a current to
charge the GATE pin up and to ramp the output voltage
down. The SS pin is internally clamped to 2.56V limiting
I
GATE(UP)
to 11.5礎 and I
RAMP
to 20礎. If the SS capacitor
is absent, the SS pin ramps from 0V to 2.56V in 220祍.
TMR (Pin 20/Pin 14): Delay Timer Input. Connect a capaci-
tor (C
TMR
) to this pin to create timing delays at start-up,
when power good outputs pull down, during PGI check
and when auto-retrying after faults (except overvoltage
fault). Internal pull-up currents of 10礎 and 5礎 and
pull-down currents of 5礎 and 12mA configure the delay
periods as multiples of a nominal delay of 256ms " C
TMR
/
礔 . Delays for start-up and auto-retry following undervolt-
age or power bad fault are the same as the nominal delay.
Delays for sequenced power good outputs are twice of the
nominal delay. Delays for PGI check and auto-retry fol-
lowing overcurrent fault are four times the nominal delay.
(SSOP/QFN)
PIN FUNCTIONS
相关PDF资料 |
PDF描述 |
|---|---|
| ISPLSI 2032E-135LJ44 | IC PLD ISP 32I/O 7.5NS 44PLCC |
| VI-2WF-CY-F2 | CONVERTER MOD DC/DC 72V 50W |
| ECC22DCSD-S288 | CONN EDGECARD 44POS .100 EXTEND |
| LTC4245CUHF#TRPBF | IC CNTRLR HOT SWAP 38-QFN |
| TOP265VG | IC OFFLINE SW PWM OCP OVP 12EDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4263 | 制造商:LINER 制造商全称:Linear Technology 功能描述:12-Port PoE/PoE+/LTPoE++ PSE Controller |
| LTC4263-1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:High Power Single PSE Controller with Internal Switch |
| LTC4263CDE | 制造商:Linear Technology 功能描述:Compliant PSE Controller 14-Pin DFN EP |
| LTC4263CDE#PBF | 功能描述:IC IEEE 803.2AF CNTRLR 14DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| LTC4263CDE#TRPBF | 功能描述:IC IEEE 803.2AF CNTRLR 14-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。