- 您现在的位置：买卖IC网 > PDF目录19914 > LTC4307CDD#PBF (Linear Technology)IC BUFFER 2-WIRE BUS 8-DFN PDF资料下载
参数资料
| 型号： | LTC4307CDD#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 9/16页 |
| 文件大小： | 176K |
| 描述： | IC BUFFER 2-WIRE BUS 8-DFN |
| 产品培训模块： | LTC4310 - Hot-Swappable I²C Isolators |
| 标准包装： | 121 |
| 类型： | 热交换开关 |
| 应用： | 通用型缓冲器/总线扩展器 |
| 内部开关： | 是 |
| 电源电压： | 2.3 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-WFDFN 裸露焊盘 |
| 供应商设备封装： | 8-DFN-EP（3x3） |
| 包装： | 管件 |
LTC4307
9
4307f
OPERATION
Bus Stuck Low Timeout
When SDAOUT or SCLOUT is low, an internal timer is
started. The timer is only reset by that respective input
going high. If it does not go high within 30ms (typical)
the connection between SDAIN and SDAOUT, and between
SCLIN and SCLOUT is broken. After at least 40約, the
LTC4307 automatically generates up to 16 clock pulses
at 8.5kHz (typical) on SCLOUT in an attempt to unstick
the bus. When the clock pulses are completed, a stop bit
will be generated on SCLOUT and SDAOUT to reset any
circuity on that bus. When the low SDAOUT or SCLOUT
pin goes high, a connection is enabled waiting for a stop
bit or a bus idle to make a connection.
When powering up into a bus stuck low condition, the
connection circuitry joining the SDA and SCL busses on
the I/O card with those on the backplane is not activated
and is only reset when SDAOUT and SCLOUT are high.
30ms after UVLO, automatic clocking takes place as
described above.
READY Digital Output
This pin provides a digital ag which is low when either
ENABLE is low, the start-up sequence described earlier in
this section has not been completed, or the LTC4307 has
disconnected due to a stuck bus condition. READY goes
high when ENABLE is high and the backplane and card
sides are connected. The pin is driven by an open-drain
pull-down capable of sinking 3mA while holding 0.4V on
the pin. Connect a resistor to V
CC
to provide the pull-up.
ENABLE
When the ENABLE pin is driven below 0.8V with respect to
the LTC4307s ground, the backplane side is disconnected
from the card side and the READY pin is internally pulled
low. When the pin is driven above 2V, the part waits for
data transactions on both the backplane and card sides to
be complete (as described in the Start-Up section) before
connecting the two sides. At this time the internal pull-
down on READY releases. When ENABLE is low, automatic
clocking is disabled.
A rising edge on ENABLE after a bus stuck low condition
has occurred forces a connection between SDAIN, SDAOUT,
and SCLIN, SCLOUT even if the bus stuck low condition
has not been cleared. At this time the 30ms timer is reset
but not disabled.
Rise Time Accelerators
Once connection has been established, rise time accelerator
circuits on all four SDA and SCL pins are enabled. During
positive bus transitions, the rise time accelerators provide
strong, slew-limited pull-up currents that make the bus
voltage rise at a rate of 100V/約. The rise time accelerators
signi cantly improve system reliability in two ways. First,
they provide smooth, controlled transitions during rising
edges for both small and large systems. Because the ac-
celerator pull-up impedance is signi cantly lower than the
bus pull-up resistance, the system is much less susceptible
to noise on rising edges. Second, the accelerators allow
users to choose large bus pull-up resistors, reducing power
consumption and improving logic low noise margin.
For these reasons, it is strongly recommended that users
choose bus pull-up resistors so that the bus will rise on its
own at a rate of at least 0.8V/約 to guarantee activation of
the accelerators. The rise time accelerators are disabled
until the sequence of events described in the start-up sec-
tion has been completed. They are also disabled during
automatic clocking.
Figure 2. Input-Output Rising Edge Waveforms
Figure 3. Input-Output Falling Edge Waveforms
OUTPUT SIDE
50pF
1V/DIV
INPUT SIDE
150pF
1V/DIV
200ns/DIV
4307 F02
INPUT SIDE
150pF
1V/DIV
OUTPUT SIDE
50pF
1V/DIV
200ns/DIV
4307 F03
相关PDF资料 |
PDF描述 |
|---|---|
| 1250L2X3 | BATTERY PK S-HD 9.0V D SIZE ZINC |
| NCV8506D2TADJR4G | IC REG LDO ADJ .4A D2PAK-7 |
| RBB06DHNN | CONN EDGECARD 12POS DIP .050 SLD |
| VE-J6V-CY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| ACC50DREH-S13 | CONN EDGECARD 100POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4307CMS8#PBF | 功能描述:IC BUFFER 2-WIRE BUS 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4307CMS8#PBF | 制造商:Linear Technology 功能描述:IC, HOT SWAP BUS BUFFER, MSOP-8 |
| LTC4307CMS8#TRPBF | 功能描述:IC BUFFER 2-WIRE BUS 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
| LTC4307CMS8-1#PBF | 功能描述:IC BUFFER 2-WIRE BUS 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:119 系列:- 类型:热交换控制器 应用:通用型，PCI Express? 内部开关:无 电流限制:- 电源电压:3.3V，12V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-TQFP 供应商设备封装:80-TQFP（12x12） 包装:托盘 产品目录页面:1423 (CN2011-ZH PDF) |
| LTC4307CMS8-1#TRPBF | 功能描述:IC BUFFER 2-WIRE BUS 8-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 标准包装:50 系列:- 类型:热交换控制器 应用:-48V 远程电力系统，AdvancedTCA ? 系统，高可用性 内部开关:无 电流限制:可调 电源电压:11.5 V ~ 14.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:10-TFSOP，10-MSOP（0.118"，3.00mm 宽） 供应商设备封装:10-MSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。