- 您现在的位置：买卖IC网 > PDF目录1935 > LTC6601IUF-1#TRPBF (Linear Technology)IC DRVR FILTER/ADC LN 20-QFN PDF资料下载
参数资料
| 型号： | LTC6601IUF-1#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 4/40页 |
| 文件大小： | 0K |
| 描述： | IC DRVR FILTER/ADC LN 20-QFN |
| 标准包装： | 2,500 |
| 频率 - 截止或中心： | 28Mhz |
| 滤波器数： | 3 |
| 滤波器阶数： | 2nd |
| 电源电压： | 2.7 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WFQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN 裸露焊盘（4x4） |
| 包装： | 带卷 (TR) |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
LTC6601-1
12
66011f
PIN FUNCTIONS
IN1+, IN2+, IN4+ (Pins 2, 1, 20): Input to a trimmed 100Ω,
200Ω, 400Ω resistor which feeds a noninverting summing
node. Can accept an input signal, be oated or tied to OUT–.
For best performance, stray capacitance should be kept as
low as possible by keeping printed circuit connections as
short and direct as possible. If necessary, strip back the
surrounding ground plane away from these pins.
BIAS (Pin 3): Input to a three-state comparator whose
three states allow the user to tailor amplier power. The
pin impedance appears as a 150k resistor whose default
open-circuit potential is 1.15V with respect to the V– power
supply. If BIAS is driven to within 0.4V of the V– supply, the
amplier is placed into a low power shutdown, consum-
ing typically 350μA. When BIAS is oated, the amplier
operates in its low power active state. Forcing the pin 2.3V
above V– places the part into the high performance active
state. See Applications Information for more detail.
IN1–, IN2–, IN4– (Pins 4, 5, 6):
Input to a trimmed 100Ω,
200Ω, 400Ω resistor which feeds an inverting summing
node. Can accept an input signal, be oated or tied to
OUT+. For best performance, it is highly recommended
that stray capacitance be kept to as low as possible by
keeping printed circuit connections as short and direct
as possible, and if necessary, stripping back nearby sur-
rounding ground plane away from these pins.
C1, C2 (Pins 7, 8): Input to a trimmed 16.1pF, 33.3pF
capacitor which feeds a noninverting summing node.
Typically, either oat or tie to OUT–. If either of these
pins is tied to a low impedance source other than OUT–,
a resistance of at least 25Ω should be placed in series.
For best performance, it is highly recommended that stray
capacitance be kept to as low as possible by keeping printed
circuit connections as short and direct as possible, and
if necessary, stripping back nearby surrounding ground
plane away from these pins.
C3, C4 (Pins 9, 10): Input to a trimmed 10.55pF, 21.1pF
capacitor which feeds the amplier inverting summing
node. Typically, either oat or tie to OUT+. For best per-
formance, it is highly recommended that stray capacitance
be kept to as low as possible by keeping printed circuit
connections as short and direct as possible, and if nec-
essary, stripping back nearby surrounding ground plane
away from these pins.
OUT+, OUT– (Pins 11, 15):
Output Pins. Besides driving
the internal feedback network, each pin can drive an ad-
ditional 50Ω to ground with typical short-circuit current
limiting of ±65mA. Capacitive loading of these pins should
be minimized by resistively decoupling the outputs from
the load with at least 25Ω.
VOCM (Pin 12): Output Common Mode Reference Voltage.
The voltage on VOCMsetstheoutputcommonmodevoltage
level (which is dened as the average of the voltages on
the OUT+ and OUT– pins). The VOCM pin is the midpoint
of an internal resistive voltage divider between the sup-
plies, developing a (default) mid-supply voltage potential
to maximize output signal swing. The VOCM pin can be
overdriven by an external voltage reference capable of
driving the input impedance presented by the VOCM pin.
The VOCM pin has an input resistance of approximately 18k
to a mid-supply potential. It should be bypassed with a
high quality ceramic bypass capacitor (for instance of X7R
dielectric) of at least 0.01μF, (unless using symmetrical
split supplies, then connect directly to a low impedance,
low noise ground plane) to minimize common mode noise
from being converted to differential noise by impedance
mismatches both externally and internally to the IC.
(Refer to the Block Diagram)
相关PDF资料 |
PDF描述 |
|---|---|
| LTC6602IUF#PBF | IC FILTER BANDPASS/LOWPASS 24QFN |
| LTC6603CUF#PBF | IC FILTER LOWPASS 24-QFN |
| LTC6605IDJC-10#TRPBF | IC FILTER 10MHZ DUAL 22-DFN |
| LTC6605IDJC-14#TRPBF | IC FILTER 14MHZ DUAL 22-DFN |
| LTC6605IDJC-7#TRPBF | IC FILTER 7MHZ DUAL 22-DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC6601IUF-2 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Power, Low Distortion, 5MHz to 27MHz, Pin Confi gurable Filter/ADC Driver |
| LTC6601IUF-2#PBF | 功能描述:IC DRVR FILTER/ADC LN 20-QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 滤波器 - 有源 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 滤波器类型:连续时间，带通低通 频率 - 截止或中心:150kHz 滤波器数:4 滤波器阶数:8th 电源电压:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) |
| LTC6601IUF-2#PBF | 制造商:Linear Technology 功能描述:SC-Filters/Active RCLow Power Low Disto |
| LTC6601IUF-2#TRPBF | 功能描述:IC FILTER/ADC DVR LP LD 20-QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 滤波器 - 有源 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 滤波器类型:连续时间，带通低通 频率 - 截止或中心:150kHz 滤波器数:4 滤波器阶数:8th 电源电压:4.74 V ~ 11 V，±2.37 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) |
| LTC6601IUF-2PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Low Power, Low Distortion, 5MHz to 27MHz, Pin Confi gurable Filter/ADC Driver |
发布紧急采购，3分钟左右您将得到回复。