- 您现在的位置：买卖IC网 > PDF目录15967 > LTC6803IG-3#TRPBF (Linear Technology)IC MONITOR BATT STACK 44-SSOP PDF资料下载
参数资料
| 型号： | LTC6803IG-3#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 10/40页 |
| 文件大小： | 0K |
| 描述： | IC MONITOR BATT STACK 44-SSOP |
| 标准包装： | 2,000 |
| 功能： | 电池监控器，过压/欠压保护 |
| 电池化学： | 多化学成分，超级电容器 |
| 电源电压： | 4 V ~ 55 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-FSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 44-SSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
LTC6803-1/LTC6803-3
PIN FUNCTIONS
V REG (Pin 34 on LTC6803-1/ Pin 35 on LTC6803-3 ): Linear
Voltage Regulator Output. This pin should be bypassed
with a 1μF capacitor. The V REG pin is capable of supply-
ing up to 4mA to an external load. The V REG pin does not
sink current.
TOS (Pin 35 on LTC6803-1/Pin 36 on LTC6803-3): Top
of Stack Input. Tie TOS to V REG when the LTC6803-1 or
LTC6803-3 is the top device in a daisy chain. Tie TOS to
V – otherwise. When TOS is tied to V REG , the LTC6803-1
or LTC6803-3 ignores the SDOI input and SCKO, CSBO
are turned off. When TOS is tied to V – , the LTC6803-1
or LTC6803-3 expects data to be passed to and from the
SDOI pin.
NC (Pin 36 on LTC6803-1 ): No Connection.
WDTB (Pin 37): Watchdog Timer Output (Active Low). If
there is no valid command received for 1 to 2.5 seconds, the
WDTB output is asserted. The WDTB pin is an open-drain
NMOS output. When asserted it pulls the output down to
V – and resets the configuration register to its default state.
GPIO1, GPIO2 (Pins 38, 39): General Purpose Input/
Output. By writing a “0” to a GPIO configuration register
bit, the open-drain output is activated and the pin is pulled
to V – . By writing logic “1” to the configuration register bit,
the corresponding GPIO pin is high impedance. An external
resistor is required to pull the pin up to V REG . By reading
the configuration register locations GPIO1 and GPIO2, the
state of the pins can be determined. For example, if a “0”
is written to register bit GPIO1, a “0” is always read back
because the output N-channel MOSFET pulls Pin 38 to V – .
If a “1” is written to register bit GPIO1, the pin becomes
high impedance. Either a “1” or a “0” is read back, depend-
ing on the voltage present at Pin 38. The GPIOs makes it
possible to turn on/off circuitry around the LTC6803, or
read logic values from a circuit around the LTC6803. The
GPIO pins should be connected to V – if not used.
V MODE (Pin 40): Voltage Mode Input. When V MODE is tied
to V REG , the SCKI, SDI, SDO and CSBI pins are configured
as voltage inputs and outputs. This means these pins
accept standard TTL logic levels. Connect V MODE to V REG
when the LTC6803-1 or LTC6803-3 is the bottom device in
a daisy chain. When V MODE is connected to V – , the SCKI,
SDI and CSBI pins are configured as current inputs and
outputs, and SDO is unused. Connect V MODE to V – when
the LTC6803-1 or LTC6803-3 is being driven by another
LTC6803-1 or LTC6803-3 in a daisy chain.
SCKI (Pin 41): Serial Clock Input. The SCKI pin interfaces
to any logic gate (TTL levels) if V MODE is tied to V REG . SCKI
must be driven by the SCKO pin of another LTC6803-1 or
LTC6803-3 if V MODE is tied to V – . See Serial Port in the
Applications Information Section.
SDI (Pin 42): Serial Data Input. The SDI pin interfaces to
any logic gate (TTL levels) if V MODE is tied to V REG . SDI
must be driven by the SDOI pin of another LTC6803-1 or
LTC6803-3 if V MODE is tied to V – . See Serial Port in the
Applications Information section.
SDO (Pin 43): Serial Data Output. The SDO pin is an NMOS
open-drain output if V MODE is tied to V REG . A pull-up resis-
tor is needed on SDO. SDO is not used if V MODE is tied to
V – . See Serial Port in the Applications Information section.
CSBI (Pin 44): Chip Select (Active Low) Input. The CSBI
pin interfaces to any logic gate (TTL levels) if V MODE is tied
to V REG . CSBI must be driven by the CSBO pin of another
LTC6803-1 or LTC6803-3 if V MODE is tied to V – . See Serial
Port in the Applications Information section.
680313fa
10
相关PDF资料 |
PDF描述 |
|---|---|
| GWN0.75BK25 | GRIP WRAP 3/4" BLACK 25' |
| ISC1812ESR82K | INDUCTOR WW 820NH 10% 1812 |
| 415-0010-006 | CABLE SMB/SMB 6" RG-179DS |
| FGLG.16BK | INSULTHERM TRU-FIT 16AWG 500' |
| GSM06DRSD-S664 | CONN EDGECARD 12POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC6803IG-4#PBF | 功能描述:IC MONITOR BATT STACK MC 44-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 其它有关文件:STC3100 View All Specifications 特色产品:STC3100 - Battery Monitor IC 标准包装:4,000 系列:- 功能:燃料，电量检测计/监控器 电池化学:锂离子（Li-Ion） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-MiniSO 包装:带卷 (TR) 其它名称:497-10526-2 |
| LTC6803IG-4#TRPBF | 功能描述:IC MONITOR BATT STACK 44-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
| LTC6803IG-4PBF | 制造商:LINER 制造商全称:Linear Technology 功能描述:Multicell Battery Stack Monitor |
| LTC6804-1 | 制造商:LINER 制造商全称:Linear Technology 功能描述:High Effciency Bidirectional Multicell Battery Balancer |
| LTC6804-2 | 制造商:LINER 制造商全称:Linear Technology 功能描述:High Effciency Bidirectional Multicell Battery Balancer |
发布紧急采购，3分钟左右您将得到回复。