参数资料
型号: LTM4600IV#PBF
厂商: Linear Technology
文件页数: 10/24页
文件大小: 0K
描述: IC DC/DC UMODULE 10A 104-LGA
产品培训模块: Power Module vs. Discrete DC to DC
软件下载: LTM4600 Spice Model
产品目录绘图: LTM Series_15x15x2.8
设计资源: DC823B-A Design Files
LTM4600IV#PBF Footprint.bxl
特色产品: μModule Products
标准包装: 119
系列: µModule®
类型: 非隔离(POL)
输出数: 1
电压 - 输入(最小): 4.5V
电压 - 输入(最大): 20V
Voltage - Output 1: 0.6 ~ 5 V
电流 - 输出(最大): 10A
安装类型: 表面贴装
封装/外壳: 104-LGA
尺寸/尺寸: 0.59" L x 0.59" W x 0.11" H(15.0mm x 15.0mm x 2.8mm)
包装: 托盘
工作温度: -40°C ~ 85°C
效率: 92%
产品目录页面: 2711 (CN2011-ZH PDF)
配用: DC823B-A-ND - BOARD EVAL LTM4600
LTM4600
APPLICATIONS INFORMATION
t DELAY =
? (C SS_EXT + 1000pF)
the module input pins in the PCB layout to minimize the
trace inductance and high frequency AC noise.
Output Capacitors
The LTM4600 is designed for low output voltage ripple. The
bulk output capacitors C OUT is chosen with low enough
effective series resistance (ESR) to meet the output voltage
ripple and transient requirements. C OUT can be low ESR
tantalum capacitor, low ESR polymer capacitor or ceramic
capacitor (X5R or X7R). The typical capacitance is 200μF
if all ceramic output capacitors are used. The internally
optimized loop compensation provides suf?cient stability
margin for all ceramic capacitors applications. Additional
output ?ltering may be required by the system designer,
if further reduction of output ripple or dynamic transient
spike is required. Refer to Table 2 for an output capaci-
tance matrix for each output voltage Droop, peak to peak
deviation and recovery time during a 5A/μs transient with
a speci?c output capacitance.
Fault Conditions: Current Limit and Over current
Foldback
The LTM4600 has a current mode controller, which inher-
ently limits the cycle-by-cycle inductor current not only in
steady state operation, but also in transient.
To further limit current in the event of an over load condi-
tion, the LTM4600 provides foldback current limiting. If the
output voltage falls by more than 50%, then the maximum
output current is progressively lowered to about one sixth
of its full current limit value.
Soft-Start and Latchoff with the RUN/SS pin
The RUN/SS pin provides a means to shut down the
LTM4600 as well as a timer for soft-start and over-cur-
rent latchoff. Pulling the RUN/SS pin below 0.8V puts
the LTM4600 into a low quiescent current shutdown (I Q
≤ 75μA). Releasing the pin allows an internal 1.2μA cur-
rent source to charge up the timing capacitor C SS . Inside
LTM4600, there is an internal 1000pF capacitor from RUN/
SS pin to ground. If RUN/SS pin has an external capacitor
C SS_EXT to ground, the delay before starting is about:
1.5V
1.2 μ A
When the voltage on RUN/SS pin reaches 1.5V, the LTM4600
internal switches are operating with a clamping of the
maximum output inductor current limited by the RUN/SS
pin total soft-start capacitance. As the RUN/SS pin voltage
rises to 3V, the soft-start clamping of the inductor current
is released.
V IN to V OUT Step-Down Ratios
There are restrictions in the maximum V IN to V OUT step
down ratio that can be achieved for a given input voltage.
These contraints are shown in the Typical Performance
Characteristics curves labeled “V IN to V OUT Step-Down
Ratio”. Note that additional thermal derating may apply. See
the Thermal Considerations and Output Current Derating
sections of this data sheet.
After the controller has been started and given adequate
4600fc
10
相关PDF资料
PDF描述
LTM4601AHVEV#PBF IC DC/DC UMODULE 12A 133-LGA
LTM4601AIY#PBF IC DC/DC UMODULE 12A 133-BGA
LTM4602IV#PBF IC DC/DC UMODULE 6A 104-LGA
LTM4603HVEV#PBF IC DC/DC UMODULE 6A 118-LGA
LTM4603IV#PBF IC DC/DC UMODULE 6A 118-LGA
相关代理商/技术参数
参数描述
LTM4601 制造商:LINER 制造商全称:Linear Technology 功能描述:Low VIN, 8A DC/DC μModule Regulator
LTM4601/ 制造商:LINER 制造商全称:Linear Technology 功能描述:Low VIN, 8A DC/DC ??Module Regulator
LTM4601_12 制造商:LINER 制造商全称:Linear Technology 功能描述:LTM4601_12
LTM4601-1 制造商:LINER 制造商全称:Linear Technology 功能描述:12A DC/DC μModules with PLL, Output Tracking and Margining
LTM4601A 制造商:LINER 制造商全称:Linear Technology 功能描述:12A DC/DC μModules with PLL, Output Tracking and Margining