- 您现在的位置：买卖IC网 > PDF目录180046 > LUCL9219GAR-D Low-Cost Line Interface with Reverse Battery and Dual Current Limit PDF资料下载
参数资料
| 型号： | LUCL9219GAR-D |
| 英文描述： | Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| 中文描述： | 低成本线接口，具有反向电池和双电流限制 |
| 文件页数： | 14/30页 |
| 文件大小： | 397K |
| 代理商： | LUCL9219GAR-D |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Agere Systems Inc.
21
Data Sheet
November 2001
with Reverse Battery and Dual Current Limit
L9219A/G Low-Cost Line Interface
Applications (continued)
dc Applications (continued)
Ring Trip Detection
The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent
circuit is shown in Figure 15, along with its use in an application using unbalanced, battery-backed ringing.
Figure 15. Ring Trip Equivalent Circuit and Equivalent Application
Ring trip detection threshold is given by the following equation:
ITH (mA) =
Longitudinal Balance
The SLIC is graded to certain longitudinal balance specifications. The numbers are guaranteed by testing (Figure
5 and Figure 8). However, for specific applications, the longitudinal balance may also be determined by termination
impedance, protection resistance, and especially by the mismatch between protection resistors at tip and ring. This
can be illustrated by the following equation:
LB = 20 x log
where:
LB: longitudinal balance
RP: protection resistor value in
ZT: magnitude of the termination impedance in
ε: protection resistor mismatch in
: SLIC internal tip/ring sensing mismatch
The
can be calculated using the above equation with these exceptions:
ε = 0, ZT = 600 , RP = 100 , and the
longitudinal balance specification on a specific code.
Now with
available, the equation will predict the actual longitudinal balance for RP, ZT, and
ε.
Be aware that ZT may vary with frequency for complex impedance applications.
+
–
RTSP
RLOOP
15 k
8.6 V
IP = IN
RTSN
3.32 M
/3.40 M
CRTS1
0.015
F
PHONE
HOOK SWITCH
RC PHONE
VRING
VBAT
NSTAT
RTSP
IN
RTSN
–
+
2.94 M
RS
402
/510
2799 (F)
RTSN M
() 0.015 RTSP M
()
–
+
[]
VBAT
8.6
–
[]
×
1000
×
RTSN M
() 0.015
+
[] RS
×
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
368
RP
+
()
368
ZT RP
–
+
()
×
3682ZT 2
–
RP
×
[]
×
ε
+
×
()
×
-------------------------------------------------------------------------------------------
相关PDF资料 |
PDF描述 |
|---|---|
| LUCL9219GAR-DT | Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| LUPXA255A0C200 | 32-BIT, 200 MHz, MICROPROCESSOR, PBGA256 |
| LUPXA255A0C300 | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA256 |
| LV100 | Voltage Transducer LV 100 |
| LV200-AW | Voltage Transducer LV 200-AW/2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LUCL9219GAR-DT | 制造商:AGERE 制造商全称:AGERE 功能描述:Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| LUCL9310AP-D | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310AP-DT | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310GP-D | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310GP-DT | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
发布紧急采购，3分钟左右您将得到回复。