- 您现在的位置：买卖IC网 > PDF目录180046 > LUCL9219GAR-D Low-Cost Line Interface with Reverse Battery and Dual Current Limit PDF资料下载
参数资料
| 型号： | LUCL9219GAR-D |
| 英文描述： | Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| 中文描述： | 低成本线接口，具有反向电池和双电流限制 |
| 文件页数： | 4/30页 |
| 文件大小： | 397K |
| 代理商： | LUCL9219GAR-D |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
12
Agere Systems Inc.
Data Sheet
November 2001
with Reverse Battery and Dual Current Limit
L9219A/G Low-Cost Line Interface
Electrical Characteristics (continued)
Table 8. Logic Inputs and Outputs
All outputs are open collectors with internal, 30 k
pull-down resistor. Input pins have internal pull-down or some
method to power up in the disconnect state.
Ring Trip Requirements
s
Ringing signal:
— Voltage, minimum 35 Vrms, maximum 100 Vrms.
— Frequency, 17 Hz to 33 Hz.
— Crest factor, 1.2 to 1.6.
s
Ring trip:
—
≤100 ms (typical).
s
Pretrip:
— The circuits in Figure 3 will not cause ring trip.
Figure 3. Ring Trip Circuits
Parameter
Symbol
Min
Typ
Max
Unit
Input Voltages:
Low Level (permissible range)
High Level (permissible range)
VIL
VIH
–0.5
2.0
0.4
2.4
0.7
VCC
V
Input Currents:
Low Level (VCC = 5.25 V, VI = 0.4 V)
High Level (VCC = 5.25 V, VI = 2.4 V)
IIL
IIH
0
+10
+4
+24
+10
+50
A
Output Voltages (open collector with internal pull-up resistor):
Low Level (VCC = 4.75 V, IOL = 200
A)
High Level (VCC = 4.75 V, IOH = –20
A)
VOL
VOH
0
2.4
0.2
—
0.4
VCC
V
RING
100
10 k
TIP
2
F
8
F
12-2572 (F).f
相关PDF资料 |
PDF描述 |
|---|---|
| LUCL9219GAR-DT | Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| LUPXA255A0C200 | 32-BIT, 200 MHz, MICROPROCESSOR, PBGA256 |
| LUPXA255A0C300 | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA256 |
| LV100 | Voltage Transducer LV 100 |
| LV200-AW | Voltage Transducer LV 200-AW/2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LUCL9219GAR-DT | 制造商:AGERE 制造商全称:AGERE 功能描述:Low-Cost Line Interface with Reverse Battery and Dual Current Limit |
| LUCL9310AP-D | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310AP-DT | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310GP-D | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
| LUCL9310GP-DT | 制造商:AGERE 制造商全称:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC,Ringing Relay,and Test Access Device |
发布紧急采购，3分钟左右您将得到回复。