- 您现在的位置：买卖IC网 > PDF目录369885 > LXT310JE PCM Transceiver PDF资料下载
参数资料
| 型号： | LXT310JE |
| 英文描述： | PCM Transceiver |
| 中文描述： | 收发器的PCM |
| 文件页数： | 12/26页 |
| 文件大小： | 402K |
| 代理商： | LXT310JE |
LXT310
—
T1 CSU/ISDN PRI Transceiver
12
Datasheet
Data (TPOS/TNEG / TDATA or RPOS/RNEG / RDATA) is clocked into the ES with the associated
clock signal (TCLK or RCLK), and clocked out of the ES with the dejittered clock from the JAL.
When the bit count in the ES is within two bits of overflowing or underflowing, the ES adjusts the
output clock by 1/8 of a bit period. The ES produces an average delay of 16 bits in the associated
path.
2.5
Operating Modes
The LXT310 can be controlled by a microprocessor through a serial interface (Host mode), or
through individual pins (Hardware mode). The mode of operation is set by the MODE pin logic
level.
2.5.1
Host Mode Operation
The LXT310 operates in the Host mode when MODE is set High. The 16-bit serial word consists
of an 8-bit Command/Address byte and an 8-bit Data byte.
Table 3
lists the output data bit combinations.
Figure 5
shows the serial interface data structure and
timing. The Host mode provides a latched Interrupt output (INT) which is triggered by a change in
the LOS or NLOOP bits. The Interrupt is cleared when the interrupt condition no longer exists,
and the host processor writes a one to the respective bit in the serial input data byte.
Host mode also allows control of the serial data and receive data output timing. The Clock Edge
(CLKE) signal determines when these outputs are valid, relative to the Serial Clock (SCLK) or
RCLK as listed in
Table 2
.
The LXT310 serial port is addressed by setting bit A4 in the Address/Command byte,
corresponding to address 16. The LXT310 contains only a single output data register so no
complex chip addressing scheme is required. The register is accessed by causing the Chip Select
(CS) input to transition from High to Low. Bit 1 of the serial Address/Command byte provides
Read/Write control when the chip is accessed. A logic 1 indicates a read operation, and a logic 0
indicates a write operation. Serial data I/O timing characteristics are shown in
Table 14
, and
Figure
12
and
Figure 13
in the Test Specifications section.
Table 2. CLKE Settings
Output
Clock
CLKE = 0
CLKE = 1
RPOS/RNEG
SDO
RCLK
SCLK
Rising
Falling
Falling
Rising
相关PDF资料 |
PDF描述 |
|---|---|
| LXT310NE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|DIP|28PIN|PLASTIC |
| LXT316NE | PCM Repeater |
| LXT316PE | PCM Repeater |
| LXT318NE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|DIP|28PIN|PLASTIC |
| LXT318PE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT310NE | 制造商:LEVEL ONE 功能描述: |
| LXT310PE | 制造商:Intel 功能描述: 制造商:LEVEL_ONE 功能描述: 制造商:LEVEL ONE 功能描述:PCM TRANSCEIVER, Single, T-1(DS1), 28 Pin, Plastic, PLCC |
| LXT310PE-IJC8 | 制造商:LEVE ONE 功能描述:310PE-IJC8 |
| LXT310PE-IQC8 | 制造商:LEVEL ONE 功能描述:310PE-IQC8 |
| LXT312 | 制造商:LVL1 制造商全称:LVL1 功能描述:Low Power T1 PCM Repeaters/Transceivers |
发布紧急采购，3分钟左右您将得到回复。