- 您现在的位置：买卖IC网 > PDF目录149418 > M1033-11I161.1328LF (INTEGRATED DEVICE TECHNOLOGY INC) 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 PDF资料下载
参数资料
| 型号： | M1033-11I161.1328LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| 封装： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件页数： | 11/14页 |
| 文件大小： | 200K |
| 代理商： | M1033-11I161.1328LF |
M1033/34 Preliminary Information 0.1
6 of 14
Revised 07Apr2005
I n te g r at ed Ci rcui t Systems , In c. ● N e tw o r ki ng & Co mmun ica t io ns ● ww w. icst.co m ● tel (5 08 ) 85 2-5 4 0 0
Integrated
Circuit
Systems, Inc.
M1033/34
VCSO BASED CLOCK PLL WITH AUTOSWITCH
Preliminar y In f o r m atio n
TriState
The TriState feature puts the LVPECL output driver into
a high impedance state, effectively disconnecting the
driver from the FOUT and nFOUT pins of the device. In
application, the voltage of FOUT and nFOUT will be VTT,
the LVPECL termination voltage, due to the external
output termination resistors (for LVPECL, this is an
undefined logic condition). The impedance of the clock
net is 50
, also due to the external circuit resistors (this
is in distinction to a CMOS output in TriState, which
goes to a high impedance and the logic value floats.)
The 50
impedance level of the LVPECL TriState allows
manufacturing In-circuit Test to drive the clock net with
an external 50
generator to validate the integrity of
clock net and the clock load.
Any unused output (single-ended or differential) should
be left unconnected (floating) in system application.
This minimizes output switching current and therefore
minimizes noise modulation of the VCSO.
Loss of Reference Indicator (LOR) Output Pin
Each input reference port (DIF_REF0 and DIF_REF1)
has an internal dedicated clock activity monitor circuit.
The output from this circuit for the currently selected
port is provided at device pin LOR, and is also used by
the AutoSwitch circuit when the device is in Auto mode.
The clock activity monitor circuits are clocked by the
PLL phase detector feedback clock. The LOR output is
asserted high if there are three consecutive feedback
clock edges without any reference clock edges (in both
cases, either a negative or positive transition is counted
as an “edge”). The LOR output will otherwise be low.
The activity monitor does not flag excessive reference
transitions in an phase detector observation interval as
an error. The monitor only distinguishes between
transitions occurring and no transitions occurring.
Reference Acknowledgement (REF_ACK) Output
The REF_ACK (reference acknowledgement) pin outputs
the value of the reference clock input that is routed to
the phase detector. Logic 1 indicates input pair 1
(nDIF_REF1, DIF_REF1); logic 0 indicates input pair 0
(nDIF_REF0, DIF_REF0). The REF_ACK indicator is an
LVCMOS output.
AutoSwitch (AUTO) Reference Clock Reselection
This device offers an automatic reference clock
reselection feature for switching input reference clocks
upon a reference clock failure. The automatic reference
clock reselection feature, known as AutoSwitch, is
controlled by the device application system through
device pins. When the LOR output is low, the AUTO
input pin can be set high by the system to place the
device into AutoSwitch (automatic reselection) mode.
Once in AutoSwitch mode, when LOR goes high (due to
a fault in the selected reference clock), the input clock
reference is automatically reselected by the internal
AutoSwitch circuit, as indicated by the state change of
the REF_ACK output. Automatic clock reselection is
made only once (it is non-revertive) each time the
AutoSwitch circuit is armed. Re-arming of automatic
mode requires placing the device into Manual Selection
mode (AUTO pin low) before returning to AutoSwitch
mode (AUTO pin high). A more detailed discussion is
provided in the following section.
相关PDF资料 |
PDF描述 |
|---|---|
| M200EXXX.XXXX-109K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200EXXX.XXXX-116K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M210E622.080-014L | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M74HC21B1N | HC/UH SERIES, DUAL 4-INPUT AND GATE, PDIP14 |
| M200P622.080-149M | SPECIALTY LOGIC CIRCUIT, MDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M1033-16-155.5200 | 功能描述:时钟合成器/抖动清除器 FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| M1033-16-155.5200T | 制造商:Integrated Device Technology Inc 功能描述:VCSO 36-Pin CLCC T/R 制造商:Integrated Device Technology Inc 功能描述:9X9 LCC(LEAD FREE) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:FREQUENCY TRANSLATOR |
| M1034 | 制造商:ICS 制造商全称:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
| M1034-11-155.5200 | 制造商:ICS 制造商全称:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
| M1034-11-156.2500 | 制造商:ICS 制造商全称:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
发布紧急采购，3分钟左右您将得到回复。