- 您现在的位置：买卖IC网 > PDF目录149418 > M1033-11I161.1328LF (INTEGRATED DEVICE TECHNOLOGY INC) 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 PDF资料下载
参数资料
| 型号： | M1033-11I161.1328LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| 封装： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件页数： | 13/14页 |
| 文件大小： | 200K |
| 代理商： | M1033-11I161.1328LF |
M1033/34 Preliminary Information 0.1
8 of 14
Revised 07Apr2005
I n te g r at ed Ci rcui t Systems , In c. ● N e tw o r ki ng & Co mmun ica t io ns ● ww w. icst.co m ● tel (5 08 ) 85 2-5 4 0 0
Integrated
Circuit
Systems, Inc.
M1033/34
VCSO BASED CLOCK PLL WITH AUTOSWITCH
Preliminar y In f o r m atio n
Optional Phase Build-out Feature (PBOM)
The M1033/34 is available with a proprietary Phase
Build-out feature. The Phase Build-out (PBOM) function
enables the PLL to absorb most of the phase change of
the input clock whenever an input reference reselection
occurs. PBOM is triggered only by a change of state of
the input reference selection mux.
PBOM identifies the unique “Phase Build-out only
upon MUX reselection” feature of the M1035/36
devices. Other M1000 series devices use the PBO
circuit that is triggered by an input phase transient.
A change of state of the input reference selection mux
can occur through a REF_SEL input change in either
manual or automatic mode; this will be indicated by a
change in state of the REF_ACK output.
In general the two clock references presented to the
M1033/34 will not be phase aligned. They also may not
be the same frequency. Therefore at the time when the
input reference reselection occurs, the PLL will not be
phase locked to the new reference. The PBOM function
selects a new VCSO clock edge for the PLL Phase
Detector feedback clock, selecting the edge closest in
phase to the new input clock phase. This reduces
re-lock time, the generation of wander and extra output
clock cycles. This also results in a phase change
between the selected input reference and the clock
outputs; again the idea of “phase build-out” is to absorb
the phase change of input.
Narrow Bandwidth (NBW) Control Pin
A Narrow Loop Bandwidth control pin (NBW pin) is
included to adjust the PLL loop bandwidth. In wide
bandwidth mode (NBW=0), the internal resistor Rin is
100k
. With the NBW pin asserted, the internal resistor
Rin is changed to 2100k
. This lowers the loop
bandwidth by a factor of about 21 (approximately 2100 /
100) and lowers the damping factor by a factor of about
4.6 (the square root of 21), assuming the same loop
filter components.
相关PDF资料 |
PDF描述 |
|---|---|
| M200EXXX.XXXX-109K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200EXXX.XXXX-116K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M210E622.080-014L | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M74HC21B1N | HC/UH SERIES, DUAL 4-INPUT AND GATE, PDIP14 |
| M200P622.080-149M | SPECIALTY LOGIC CIRCUIT, MDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M1033-16-155.5200 | 功能描述:时钟合成器/抖动清除器 FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| M1033-16-155.5200T | 制造商:Integrated Device Technology Inc 功能描述:VCSO 36-Pin CLCC T/R 制造商:Integrated Device Technology Inc 功能描述:9X9 LCC(LEAD FREE) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:FREQUENCY TRANSLATOR |
| M1034 | 制造商:ICS 制造商全称:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
| M1034-11-155.5200 | 制造商:ICS 制造商全称:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
| M1034-11-156.2500 | 制造商:ICS 制造商全称:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
发布紧急采购，3分钟左右您将得到回复。