- 您现在的位置：买卖IC网 > PDF目录296341 > M2051-11I669.6429 (INTEGRATED DEVICE TECHNOLOGY INC) VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 669.6429 MHz PDF资料下载
参数资料
| 型号： | M2051-11I669.6429 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | XO, clock |
| 英文描述： | VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 669.6429 MHz |
| 封装： | LEADLESS, CERAMIC PACKAGE-36 |
| 文件页数： | 10/12页 |
| 文件大小： | 504K |
| 代理商： | M2051-11I669.6429 |
M2050/51/52 Datasheet Rev 1.0
7 of 12
Revised 23Jun2005
M2050/51/52
SAW PLL FOR 10GBE 64B/66B FEC
Preliminar y In f o r m atio n
Optional Hitless Switching and Phase Build-out
The M2050/51/52 is available with a Hitless Switching
feature that is enabled during device manufacturing.
In addition, a Phase Build-out feature is also offered.
These features are offered as device options and are
specified by device order code. Refer to “Ordering
The Hitless Switching feature (with or without Phase
Build-out) is designed for applications where switching
occurs between two stable system reference clocks. It
should not be used in loop timing applications, or when
reference clock jitter is greater than 1 ns pk-pk. The
Hitless Switching sequence is triggered by the LOL
circuit, which is activated by a 4 ns phase transient.
This magnitude of phase transient can generated by the
CDR (Clock & Data Recovery unit) in loop timing mode,
especially during a system jitter tolerance test. It can
also be generated by some types of Stratum clock
DPLLs (digital PLL), especially those that do not include
a post de-jitter APLL (analog PLL).
When the M2050/51/52 is operating in wide bandwidth
mode (NBW=0), the optional Hitless Switching function
puts the device into narrow bandwidth mode when
activated. This allows the PLL to lock the new input
clock phase gradually. With proper configuration of the
external loop filter, the output clock phase change
complies with MTIE and TDEV specifications for
GR-253 (SONET) and ITU G.813 (SDH) during input
reference clock changes.
The optional proprietary Phase Build-out (PBO)
function enables the PLL to absorb most of the phase
change of the input clock during reference switching.
The PBO function selects a new VCSO clock edge for
the PLL Phase Detector feedback clock, selecting the
edge closest in phase to the new input clock phase.
This reduces re-lock time, the generation of wander,
and extra output clock cycles.
The Hitless Switching and Phase Build-out functions
are triggered by the LOL circuit. For proper operation,
a low phase detector frequency must be avoided. See
“Guidelines for Using LOL” on pg. 6 for information
regarding the phase detector frequency.
HS/PBO Sequence Trigger Mechanism
The HS function (or the combined HS/PBO function)
is armed after the device locks to the input clock
reference. Once armed, HS is triggered by the
occurance of a Loss of Lock condition. This would
typically occur as a consequence of a clock reference
failure, a clock failure upstream to the M2050/51/52, or
a M2050/51/52 clock reference mux reselection.
HS/PBO Operation
Once triggered, the following HS/PBO sequence
occurs:
1. The HS function disables the PLL Phase Detector
and puts the device into NBW (narrow bandwidth)
mode. The internal resistor Rin is changed to
2100k
. See the Narrow Bandwidth (NBW) Control
2. If included, the PBO function adds to (builds out) the
phase in the clock feedback path (in VCSO clock
cycle increments) to align the feedback clock with
the (new) reference clock input phase.
3. The PLL Phase Detector is enabled, allowing the
PLL to re-lock.
4. Once the PLL Phase Detector feedback and input
clocks are locked to within 2 nsec for 8 consecutive
cycles, a timer (WBW timer) for resuming wide
bandwidth (in 175 nsec) is started.
5. When the WBW timer times out, the device reverts
to wide loop bandwidth mode (i.e., Rin is returned to
100k
) and the HS/PBO function is re-armed.
The LOL pin will indicate lock status on a cycle-to-cycle
basis and may be intermittent until PLL phase lock has
fully stabilized.
相关PDF资料 |
PDF描述 |
|---|---|
| M2052-11-670.8386 | VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 670.8386 MHz |
| M2050-11I666.5143 | VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 666.5143 MHz |
| M2052-11I669.3266 | VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 669.3266 MHz |
| M2052-12I669.1281 | VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 669.1281 MHz |
| M2050-13-669.3120 | VOLTAGE CONTROLLED CLOCK SAW OSCILLATOR, 669.312 MHz |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M2052 | 制造商:ICS 制造商全称:ICS 功能描述:SAW PLL FOR 10GBE 64B/66B FEC |
| M2052-11-625.0000 | 制造商:ICS 制造商全称:ICS 功能描述:SAW PLL FOR 10GBE 64B/66B FEC |
| M2052-11I625.0000 | 制造商:ICS 制造商全称:ICS 功能描述:SAW PLL FOR 10GBE 64B/66B FEC |
| M2053-11-644.5313 | 功能描述:时钟合成器/抖动清除器 FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| M2053-11-644.5313T | 功能描述:时钟合成器/抖动清除器 FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。