- 您现在的位置：买卖IC网 > PDF目录224123 > M25P40SVMN6P/4 (NUMONYX) 512K X 8 SPI BUS SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | M25P40SVMN6P/4 |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 512K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封装： | 0.150 INCH, ROHS COMPLIANT, PLASTIC, SOP-8 |
| 文件页数： | 5/57页 |
| 文件大小： | 1160K |
| 代理商： | M25P40SVMN6P/4 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
M25P40
Operating features
13/57
All other instructions are ignored while the device is in the Deep Power-down mode. This
can be used as an extra software protection mechanism, when the device is not in active
use, to protect the device from inadvertent Write, Program or Erase instructions.
4.5
Status Register
The Status Register contains a number of status and control bits that can be read or set (as
appropriate) by specific instructions. For a detailed description of the Status Register bits,
4.6
Protection modes
The environments where non-volatile memory devices are used can be very noisy. No SPI
device can operate correctly in the presence of excessive noise. To help combat this, the
M25P40 features the following data protection mechanisms:
Power On Reset and an internal timer (tPUW) can provide protection against
inadvertent changes while the power supply is outside the operating specification.
Program, Erase and Write Status Register instructions are checked that they consist of
a number of clock pulses that is a multiple of eight, before they are accepted for
execution.
All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
by the following events:
–
Power-up
–
Write Disable (WRDI) instruction completion
–
Write Status Register (WRSR) instruction completion
–
Page Program (PP) instruction completion
–
Sector Erase (SE) instruction completion
–
Bulk Erase (BE) instruction completion
The Block Protect (BP2, BP1, BP0) bits allow part of the memory to be configured as
read-only. This is the Software Protected Mode (SPM).
The Write Protect (W) signal allows the Block Protect (BP2, BP1, BP0) bits and Status
Register Write Disable (SRWD) bit to be protected. This is the Hardware Protected
Mode (HPM).
In addition to the low power consumption feature, the Deep Power-down mode offers
extra software protection from inadvertent Write, Program and Erase instructions, as all
instructions are ignored except one particular instruction (the Release from Deep
Power-down instruction).
相关PDF资料 |
PDF描述 |
|---|---|
| M25P40SVMN3G/4A | 512K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| M25P40-VMN6TG/X | 512K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| M25P40VMF6 | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P40VMF6G | 4 Mbit Uniform Sector, Serial Flash Memory |
| M25P40VMF6P | 4 Mbit Uniform Sector, Serial Flash Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M25P40-VMB3TPB | 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Tape and Reel |
| M25P40-VMB3TPB TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 75MHZ 8UFDFPN |
| M25P40-VMB6TPB | 制造商:Micron Technology Inc 功能描述:4MBIT SPI NOR FLASH 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE FLASH - Cut TR (SOS) 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE FLASH - Tape and Reel 制造商:Micron Technology Inc 功能描述:NOR Flash Serial-SPI 2.5V/3.3V 4Mbit 512K x 8bit 8ns 8-Pin UFDFPN EP T/R |
| M25P40-VMB6TPB TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 4MBIT 75MHZ 8UFDFPN |
| M25P40-VMB6Txx | 制造商:MICRON 制造商全称:Micron Technology 功能描述:Micron M25P40 Serial Flash Embedded Memory |
发布紧急采购，3分钟左右您将得到回复。