- 您现在的位置：买卖IC网 > PDF目录80580 > M30201F6FP 16-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP56 PDF资料下载
参数资料
| 型号： | M30201F6FP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP56 |
| 封装： | PLASTIC, QFP-56 |
| 文件页数： | 17/28页 |
| 文件大小： | 2425K |
| 代理商： | M30201F6FP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Clock Generating Circuit
Mitsubishi microcomputers
M30201 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
23
0
1
0
Invalid
Division by 2 mode
1
0
Invalid
Division by 4 mode
Invalid
0
1
0
Invalid
Division by 8 mode
1
0
Invalid
Division by 16 mode
0
Invalid
No-division mode
Invalid
1
Invalid
0
1
Low-speed mode
Invalid
1
Invalid
1
Low power dissipation mode
Status Transition of BCLK
Power dissipation can be reduced and low-voltage operation achieved by changing the count source for
BCLK. Table 1.5 shows the operating modes corresponding to the settings of system clock control regis-
ters 0 and 1.
When reset, the device starts in division by 8 mode. The main clock division select bit 0(bit 6 at address
000616) changes to “1” when shifting from high-speed/medium-speed to stop mode and at a reset. When
shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.
The following shows the operational modes of BCLK.
(1) Division by 2 mode
The main clock is divided by 2 to obtain the BCLK.
(2) Division by 4 mode
The main clock is divided by 4 to obtain the BCLK.
(3) Division by 8 mode
The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this
mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4
mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption
mode, make sure the sub-clock is oscillating stably.
(4) Division by 16 mode
The main clock is divided by 16 to obtain the BCLK.
(5) No-division mode
The main clock is divided by 1 to obtain the BCLK.
(6) Low-speed mode
fC is used as BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before
transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub-
clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately
after powering up and after stop mode is cancelled.
(7) Low power dissipation mode
fC is the BCLK and the main clock is stopped.
CM17
CM16
CM07
CM06
CM05
CM04
Operating mode of BCLK
Status Transition of BCLK
Table 1.5. Operating modes dictated by settings of system clock control registers 0 and 1
Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which
the count source is going to be switched must be oscillating stably. Allow a wait time in software for
the oscillation to stabilize before switching over the clock.
相关PDF资料 |
PDF描述 |
|---|---|
| M30620MCP-XXXGP | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| M34519M6-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| MB90348CSPFV | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| MC9S08SG16JTLR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO28 |
| MC9S08SG32WTGR | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDSO16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M30201F6SP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201F6TFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201F6TFP#U1 | 制造商:Renesas Electronics Corporation 功能描述: |
| M30201F6TSP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30201F6T-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY |
发布紧急采购，3分钟左右您将得到回复。