
14. A/D Converter
page 179
8
2
3
f
o
5
0
2
,
5
1
.
r
a
M
0
.
1
.
v
e
R
0
1
0
-
2
0
2
0
B
9
0
J
E
R
)
T
6
2
/
C
6
1
M
,
A
6
2
/
C
6
1
M
(
p
u
o
r
G
A
6
2
/
C
6
1
M
Figure 14.4 ADSTAT0 Register and AD0 to AD7 Registers
A/D Register i (i=0 to 7)
Symbol
Address
After reset
AD0
03C116 to 03C016 Indeterminate
AD1
03C316 to 03C216 Indeterminate
AD2
03C516 to 03C416 Indeterminate
AD3
03C716 to 03C616 Indeterminate
AD4
03C916 to 03C816 Indeterminate
AD5
03CB16 to 03CA16 Indeterminate
AD6
03CD16 to 03CC16 Indeterminate
AD7
03CF16 to 03CE16 Indeterminate
Eight low-order bits of
A/D conversion result
Function
(b15)
b7
b0
(b8)
When the BITS bit in the ADCON1
register is “1” (10-bit mode)
Nothing is assigned. When write, set to “0”.
When read, its content is “0”.
When read, its content is
indeterminate
RW
RO
Two high-order bits of
A/D conversion result
When the BITS bit in the ADCON1
register is “0” (8-bit mode)
A/D conversion result
A/D conversion status register 0 (Note 1)
Symbol
Address
After reset
ADSTAT0
03D316
0016
b7
b6
b5
b4
b3
b2
b1
b0
AN1 Trigger Status Flag
0 : AN1 trigger did not occur during
AN0 conversion
1 : AN1 trigger occured during AN0
conversion
Bit symbol
Bit name
Function
RW
ADERR0
Conversion Termination
Flag
AN0 Conversion Status
Flag
ADSTT0
ADERR1
ADTCSF
RW
RO
RW
RO
Nothing is assigned. When write, set to “0”.
When read, its content is “0”.
(b2)
ADSTRT0
AN0 Conversion
Completion Status Flag
0 : Conversion not terminated
1 : Conversion terminated by
Timer B0 underflow
Delayed Trigger Sweep
Status Flag
0 : Sweep not in progress
1 : Sweep in progress
0 : AN0 conversion not in progress
1 : AN0 conversion in progress
ADSTT1
RW
0 : AN0 conversion not completed
1 : AN0 conversion completed
ADSTRT1
RW
AN1 Conversion Status
Flag
0 : AN1 conversion not in progress
1 : AN1 conversion in progress
AN1 Conversion
Completion Status Flag
0 : AN1 conversion not completed
1 : AN1 conversion completed
Note 1: ADSTAT0 register is valid only when the DTE bit in the ADTRGCON register is set to “1”.