参数资料
型号: M3062AFCTFP-B
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件页数: 36/87页
文件大小: 919K
代理商: M3062AFCTFP-B
M16C/62P Group (M16C/62P, M16C/62PT)
5. Electrical Characteristics (M16C/62P)
4
8
f
o
4
0
2
,
1
0
p
e
S
0
3
.
2
.
v
e
R
Z
0
3
2
0
-
1
0
B
3
0
J
E
R
page 41
Table 5.26 Memory Expansion and Microprocessor Modes (for setting with no wait)
VCC1 = VCC2 = 5V
Switching Characteristics
(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified)
Symbol
Standard
Measuring condition
Max.
Min.
ParameterUnit
td(BCLK-AD)
Address Output Delay Time
25ns
th(BCLK-AD)
Address Output Hold Time (in relation to BCLK)
4
ns
th(BCLK-CS)
Chip Select Output Hold Time (in relation to BCLK)
4
ns
td(BCLK-ALE)
ALE Signal Output Delay Time
15
ns
th(BCLK-ALE)
ALE Signal Output Hold Time
–4
ns
td(BCLK-RD)
RD Signal Output Delay Time
25ns
th(BCLK-RD)
RD Signal Output Hold Time
0
ns
td(BCLK-WR)
WR Signal Output Delay Time
25ns
th(BCLK-WR)
WR Signal Output Hold Time
0
ns
td(BCLK-DB)
Data Output Delay Time (in relation to BCLK)
40
ns
th(BCLK-DB)
Data Output Hold Time (in relation to BCLK)(3)
4ns
th(WR-DB)
Data Output Hold Time (in relation to WR)(3)
ns
td(DB-WR)
Data Output Delay Time (in relation to WR)
ns
1. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
– 40
[ns]
td(BCLK-CS)
Chip Select Output Delay Time
25ns
th(RD-AD)
Address Output Hold Time (in relation to RD)
0
ns
th(WR-AD)
Address Output Hold Time (in relation to WR)
(NOTE 2)ns
3. This standard value shows the timing when the output is off,
and does not show hold time of data bus.
Hold time of data bus varies with capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR X ln (1 – VOL / VCC2)
by a circuit of the right figure.
For example, when VOL = 0.2VCC2, C = 30pF, R = 1k
, hold time
of output “L” level is
t = – 30pF X 1k
X ln (1 – 0.2VCC2 / VCC2)
= 6.7ns.
DBi
R
C
(NOTE 1)
(NOTE 2)
2. Calculated according to the BCLK frequency as follows:
f(BCLK)
0.5 X 109
[ns]
f(BCLK) is 12.5MHz or less.
– 10
NOTES:
HLDA Output Delay Time
40
ns
td(BCLK-HLDA)
See Figure 5.2
P6
P7
P8
P10
P9
P0
P1
P2
P3
P4
P5
30pF
P11
P12
P13
P14
Figure 5.2 Ports P0 to P14 Measurement Circuit
相关PDF资料
PDF描述
M3062AFCTGP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062AFCVGP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062JFHTFP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M3062JFHVFP-U7 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
M30622F8PGP-D9 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
M3062AFCTGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M3062AFCVFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M3062AFCVGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M3062AMCT-XXXFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M3062AMCT-XXXGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER