参数资料
型号: M306NKFJVGP
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件页数: 9/84页
文件大小: 586K
代理商: M306NKFJVGP
Rev.2.10
Aug 25, 2006
page 17 of 81
REJ03B0058-0210
M16C/6N Group (M16C/6NK, M16C/6NM)
2. Central Processing Unit (CPU)
Under development
This document is under development and its contents are subject to change.
2.3 Frame Base Register (FB)
FB is configured with 16 bits, and is used for FB relative addressing.
2.4 Interrupt Table Register (INTB)
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
2.5 Program Counter (PC)
PC is configured with 20 bits, indicating the address of an instruction to be executed.
2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
2.7 Static Base Register (SB)
SB is configured with 16 bits, and is used for SB relative addressing.
2.8 Flag Register (FLG)
FLG consists of 11 bits, indicating the CPU status.
2.8.1 Carry Flag (C Flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
2.8.2 Debug Flag (D Flag)
This flag is used exclusively for debugging purpose. During normal use, set to 0.
2.8.3 Zero Flag (Z Flag)
This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.
2.8.4 Sign Flag (S Flag)
This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.
2.8.5 Register Bank Select Flag (B Flag)
Register bank 0 is selected when this flag is 0; register bank 1 is selected when this flag is 1.
2.8.6 Overflow Flag (O Flag)
This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.
2.8.7 Interrupt Enable Flag (I Flag)
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set
to 0 when the interrupt request is accepted.
2.8.8 Stack Pointer Select Flag (U Flag)
ISP is selected when the U flag is 0; USP is selected when the U flag is 1.
The U flag is set to 0 when a hardware interrupt request is accepted or an INT instruction for software
interrupt Nos. 0 to 31 is executed.
2.8.9 Processor Interrupt Priority Level (IPL)
IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level
0 to level 7.
If a requested interrupt has priority greater than IPL, the interrupt request is enabled.
2.8.10 Reserved Area
When white to this bit, write 0. When read, its content is undefined.
相关PDF资料
PDF描述
M306NKFHVGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306NKFJTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306NKMG-XXXGP 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100
M306NMFHGP 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP128
M306NKFHTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
M306NKFJVGP#U0 制造商:Renesas Electronics Corporation 功能描述:
M306NKME-XXXGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Renesas MCU
M306NKMG-XXXGP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:Renesas MCU
M306NKT-EPB 功能描述:EMULATOR PROBE M16C/6N RoHS:否 类别:编程器,开发系统 >> 配件 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 标准包装:1 系列:- 附件类型:USB 至 1-Wire? RJ11 适配器 适用于相关产品:1-Wire? 设备 产品目录页面:1429 (CN2011-ZH PDF)
M306NLFHGP 制造商:Renesas Electronics Corporation 功能描述: