参数资料
型号: M34250E2-XXXFP
元件分类: 微控制器/微处理器
英文描述: 4-BIT, OTPROM, 4.4 MHz, MICROCONTROLLER, PDSO20
封装: PLASTIC, SOP-20
文件页数: 11/61页
文件大小: 654K
代理商: M34250E2-XXXFP
16
MITSUBISHI MICROCOMPUTERS
4250 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
Program counter (PC) ........... Each interrupt address
Stack register (SK)
Interrupt enable flag (INTE) ...... 0 (Interrupt disabled)
Interrupt request flag (only the flag for the current interrupt
source) ...................................................................... 0
Data pointer, carry flag, skip flag
......... Stored in the interrupt stack register (SDP) automatically
The address of main routine to
be executed when returning
Fig. 14 Internal state when interrupt occurs
T1F
V11
EXF0
V10
Address 2
in page 1
Address 0
in page 1
Request flag
(state retained)
Enable
bit
Enable
flag
Activated
condition
INT pin
(L
→H or
H
→L input)
Timer 1
underflow
EI
RTI
Interrupt
service routine
Interrupt
occurs
Interrupt
is enabled
Main routine
: Interrupt enabled state
: Interrupt disabled state
(4) Internal state during an interrupt
The internal state of the microcomputer during an in-
terrupt is as follows (Figure 14).
Program counter (PC)
An interrupt address is set in program counter. The
address to be executed when returning to the main
routine is automatically stored in the stack register
(SK).
Interrupt enable flag (INTE)
INTE flag is cleared to “0” so that interrupts are disa-
bled.
Interrupt request flag
Only the request flag for the current interrupt source
is cleared to “0.”
Data pointer, carry flag and skip flag
The contents of these pointer and flags are stored
automatically in the interrupt stack register (SDP).
(5) Interrupt processing
When an interrupt occurs, a program at an interrupt
address is executed after branching a data store se-
quence to stack register. Write the branch instruction
to an interrupt service routine at an interrupt address.
Use the RTI instruction to return to main routine.
Interrupt enabled by executing the EI instruction is per-
formed after executing 1 instruction (just after the next
instruction is executed). Accordingly, when the EI in-
struction is executed just before the RTI instruction,
interrupts are enabled after returning the main routine.
(Refer to Figure 13)
Fig. 13 Program example of interrupt processing
Fig. 15 Interrupt system diagram
相关PDF资料
PDF描述
M34250M2-XXXFP 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20
M34250M2-XXXFP 4-BIT, MROM, 4.4 MHz, MICROCONTROLLER, PDSO20
M34280M1-XXXFP 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20
M34280M1-XXXGP 4-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20
M34280E1GP 4-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDSO20
相关代理商/技术参数
参数描述
M34250M2 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34250M2-066FP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34250M2-086FP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34250M2-099FP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34250M2-116FP 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER