- 您现在的位置：买卖IC网 > PDF目录69011 > M34524MC-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | M34524MC-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | 14 X 14 MM, 0.80 MM PITCH, PLASTIC, QFP-64 |
| 文件页数： | 18/66页 |
| 文件大小： | 1936K |
| 代理商： | M34524MC-XXXFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Rev.1.04
Aug 23, 2007
Page 25 of 146
REJ03B0188-0104
4559 Group
(6) Interrupt control registers
Interrupt control register V1
Interrupt enable bits of external 0, timer 1 and timer 2 are
assigned to register V1. Set the contents of this register through
register A with the TV1A instruction. The TAV1 instruction can
be used to transfer the contents of register V1 to register A.
Interrupt control register V2
The timer 3 interrupt enable bit are assigned to register V2. Set
the contents of this register through register A with the TV2A
instruction. The TAV2 instruction can be used to transfer the
contents of register V2 to register A.
Note 1.“R” represents read enabled, and “W” represents write enabled.
(7) Interrupt sequence
Interrupts occur only when the respective INTE flag, interrupt
enable bits (V10, V12, V13, V30), and interrupt request flag are
set to “1.” The interrupt occurs two or three cycles after the cycle
where all the above three conditions are satisfied.
The interrupt occurs after three machine cycles if instructions
other than one-cycle instruction are executed when the
conditions are satisfied (Refer to Figure 27).
Table 13 Interrupt control registers
Interrupt control register V1
at reset : 00002
at power down : 00002
R/W
TAV1/TV1A
V13
Timer 2 interrupt enable bit
0
Interrupt disabled (SNZT2 instruction is valid)
1
Interrupt enabled (SNZT2 instruction is invalid)
V12
Timer 1 interrupt enable bit
0
Interrupt disabled (SNZT1 instruction is valid)
1
Interrupt enabled (SNZT1 instruction is invalid)
V11
Not used
0
This bit has no function, but read/write is enabled.
1
V10
External 0 interrupt enable bit
0
Interrupt disabled (SNZ0 instruction is valid)
1
Interrupt enabled (SNZ0 instruction is invalid)
Interrupt control register V2
at reset : 00002
at power down : 00002
R/W
TAV2/TV2A
V23
Not used
0
This bit has no function, but read/write is enabled.
1
V22
Not used
0
This bit has no function, but read/write is enabled.
1
V21
Not used
0
This bit has no function, but read/write is enabled.
1
V20
Timer 3 interrupt enable bit
0
Interrupt disabled (SNZT3 instruction is valid)
1
Interrupt enabled (SNZT3 instruction is invalid)
相关PDF资料 |
PDF描述 |
|---|---|
| M34524M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP64 |
| M34524EDFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP64 |
| M34551E8-XXXFP | 4-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP48 |
| M34551E8FP | 4-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP48 |
| M34551M4-XXXFP | 4-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M3452-C09K1 | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
| M3452-C125K2 | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
| M3452-C125K2,A | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
| M3452-C150B7 | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
| M3452-C150B7-A | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING TRANSISTOR |
发布紧急采购，3分钟左右您将得到回复。