- 您现在的位置：买卖IC网 > PDF目录69011 > M34552M8H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 PDF资料下载
参数资料
| 型号： | M34552M8H-XXXFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| 封装： | 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48 |
| 文件页数： | 8/143页 |
| 文件大小： | 0K |
| 代理商： | M34552M8H-XXXFP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页
8: REGISTERS
S1D13505F00A HARDWARE FUNCTIONAL
EPSON
1-93
SPECIFICATION (X23A-A-001-12)
Pins MA9, MA10, MA11 are multi-functional – they can be DRAM address outputs or
general purpose IO dependent on the DRAM type. MD[7:6] are used to identify the
DRAM type and congure these pins as follows:
These bits are used to control the direction of these pins when they are used as general
purpose IO. These bits have no effect when the pins are used as DRAM address outputs.
bit 3
GPIO3 Pin IO Conguration
When this bit = 1, the GPIO3 pin is congured as an output pin.
When this bit = 0 (default), the GPIO3 pin is congured as an input pin.
bit 2
GPIO2 Pin IO Conguration
When this bit = 1, the GPIO2 pin is congured as an output pin.
When this bit = 0 (default), the GPIO2 pin is congured as an input pin.
bit 1
GPIO1 Pin IO Conguration
When this bit = 1, the GPIO1 pin is congured as an output pin.
When this bit = 0 (default), the GPIO1 pin is congured as an input pin.
This register position is reserved for future use.
bit 3
GPIO3 Pin IO Status
When GPIO3 is congured as an output (see REG[1Eh]), a “1” in this bit drives GPIO3
high and a “0” in this bit drives GPIO3 low.
When GPIO3 is congured as an input, a read from this bit returns the status of GPIO3.
bit 2
GPIO2 Pin IO Status
When GPIO2 is congured as an output (see REG[1Eh]), a “1” in this bit drives GPIO2
high and a “0” in this bit drives GPIO2 low.
When GPIO2 is congured as an input, a read from this bit returns the status of GPIO2.
bit 1
GPIO1 Pin IO Status
When GPIO1 is congured as an output (see REG[1Eh]), a “1” in this bit drives GPIO1
high and a “0” in this bit drives GPIO1 low.
When GPIO1 is congured as an input, a read from this bit returns the status of GPIO1.
General IO Pins Configuration Register 0
REG[1Eh]
RO
n/a
GPIO3 Pin
IO Cong.
GPIO2 Pin
IO Cong.
GPIO1 Pin
IO Cong.
n/a
Table 8-11 MA/GPIO Pin Functionality
MD[7:6] at Rising
Edge of RESET#
Pin Function
MA9
MA10
MA11
00
GPIO3
GPIO1
GPIO2
01
MA9
GPIO1
GPIO2
10
MA9
GPIO1
GPIO2
11
MA9
MA10
MA11
General IO Pins Configuration Register 1
REG[1Fh]
RW
n/a
General IO Pins Control Register 0
REG[20h]
RW
n/a
GPIO3 Pin
IO Status
GPIO2 Pin
IO Status
GPIO1 Pin
IO Status
n/a
相关PDF资料 |
PDF描述 |
|---|---|
| M34552G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M34552M8-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MXH-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MX-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553G8FP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553G8HFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。