- 您现在的位置：买卖IC网 > PDF目录69011 > M35049-001FP 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 PDF资料下载
参数资料
| 型号： | M35049-001FP |
| 元件分类： | 显示控制器 |
| 英文描述： | 24 X 12 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| 封装： | 0.300 INCH, PLASTIC, SSOP-20 |
| 文件页数： | 20/39页 |
| 文件大小： | 439K |
| 代理商： | M35049-001FP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
MITSUBISHI MICROCOMPUTERS
M35049-XXXFP
SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS
26
NOTE FOR SUPPLYING POWER
__
(1)Timing of power supplying to AC pin
The internal circuit of M35049-XXXFP is reset when the level of
__
the auto clear input pin AC is “L”. This pin in hysteresis input with
the pull-up resistor.
__
The timing about power supplying of AC pin is shown in Figure 12.
DATA REQUIRED FOR MASK ROM ORDER-
ING
Please send the following data for mask orders.
(1) M35049-XXXFP mask ROM order confirmation form
(2) 20P2Q-A mask specification from
(3) ROM data : EPROMs or floppy disks
*In the cace of EPROMs, three sets of EPROMs are required
per pattern.
*In the cace of floppy disks, 3.5-inch 2HD disk (IBM format) is
required per pattern.
PRECAUTION FOR USE
Notes on noise and latch-up
In order to avoid noise and latch-up, connect a bypass capacitor
(
≈0.1F) directly between the VDD1 pin and VSS1 pin, and the
VDD2 pin and VSS2 pin using a heavy wire.
Fig. 12
__
Timing of power supplying to AC pin
After supplying the power (VDD and VSS) to M35049-XXXFP and
the supply voltage becomes more than 0.8 ! VDD, it needs to
__
keep VIL time; tw of the AC pin for more than 1ms.
__
Start inputting from microcomputer after AC pin supply voltage
becomes more than 0.8 ! VDD and keeping 200ms wait time.
(2)Timing of power supplying to VDD1 and VDD2.
Supply power to VDD1 and VDD2 at the same time.
Note for horizontal synchronous signal input to the HOR pin
Set horizontal synchronous signal edge* waveform timing to under
5ns and input to HOR pin.
_
Set only the side which set by B/F register waveform timing under
5ns and input to HOR pin.
_
*: Set front porch edge or back porch edge by B/F register (ad-
dress 12816).
90%
10%
tf
tr
Horizontal synchronous signal
Voltage [V]
VDD
0.8 x VDD
0.2 x VDD
Supply voltage
more than 1ms
tW
tS
Time t [s]
Data input disable
VAC
(AC pin input voltage)
Note for external clock input to the TCK pin
Input to the TCK pin a constant-period continuous external clock
that synchronizes with the horizontal synchronous signal. Never
stop inputting the clock while displaying.
相关PDF资料 |
PDF描述 |
|---|---|
| M35051-001SP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDIP20 |
| M35052-001FP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35052-XXXFP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35054-001FP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
| M35055-001FP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M35049-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS |
| M3505002 | 制造商:Delfingen 功能描述:300 ft??Conduit Convolute 9MM |
| M3505002-C | 制造商:Delfingen 功能描述:CDT CNVLT 9MM |
| M3505002-L | 制造商:Delfingen 功能描述: |
| M3505003 | 制造商:Delfingen 功能描述:CDT CNVLT 10MM |
发布紧急采购，3分钟左右您将得到回复。