- 您现在的位置：买卖IC网 > PDF目录80361 > M37547G4FP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36 PDF资料下载
参数资料
| 型号： | M37547G4FP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO36 |
| 封装： | 8.40 X 15 MM, 0.80 MM PITCH, PLASTIC, SSOP-36 |
| 文件页数： | 15/99页 |
| 文件大小： | 1029K |
| 代理商： | M37547G4FP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页
REJ03B0156-0122
Rev.1.22
Mar 31, 2009
page 20 of 94
7547 Group
Fig. 16 Interrupt control
Interrupt Disable Flag
The interrupt disable flag is assigned to bit 2 of the processor sta-
tus register. This flag controls the acceptance of all interrupt
requests except for the BRK instruction. When this flag is set to
“1”, the acceptance of interrupt requests is disabled. When it is set
to “0”, the acceptance of interrupt requests is enabled. This flag is
set to “1” with the SEI instruction and set to “0” with the CLI in-
struction.
When an interrupt request is accepted, the contents of the proces-
sor status register are pushed onto the stack while the interrupt
disable flag remains set to “0”. Subsequently, this flag is automati-
cally set to “1” and multiple interrupts are disabled.
To use multiple interrupts, set this flag to “0” with the CLI instruc-
tion within the interrupt processing routine.
The contents of the processor status register are popped off the
stack with the RTI instruction.
Interrupt Request Bits
Once an interrupt request is generated, the corresponding inter-
rupt request bit is set to “1” and remains “1” until the request is
accepted. When the request is accepted, this bit is automatically
set to “0”.
Each interrupt request bit can be set to “0”, but cannot be set to
“1”, by software.
Interrupt Enable Bits
The interrupt enable bits control the acceptance of the corre-
sponding interrupt requests. When an interrupt enable bit is set to
“0”, the acceptance of the corresponding interrupt request is dis-
abled. If an interrupt request occurs in this condition, the
corresponding interrupt request bit is set to “1”, but the interrupt
request is not accepted. When an interrupt enable bit is set to “1”,
the acceptance of the corresponding interrupt request is enabled.
Each interrupt enable bit can be set to “0” or “1” by software.
The interrupt enable bit for an unused interrupt should be set to
“0”.
Interrupt Enable Setting
The following interrupt sources can be set to valid or invalid by the
interrupt source set register (000A16).
Key-on wakeup
UART1 bus collision detection interrupt
A/D conversion
Timer 1 interrupt
Interrupt edge selection
The valid edge of external interrupt INT0 and INT1 can be selected
by the interrupt edge selection bit of the interrupt edge selection
register (003A16), respectively.
Set bit 2 of interrupt edge selection register to “1”.
External interrupt INT1
For the external interrupt INT1, the external input pin P33/INT1 or
P36/INT1 can be selected by the INT1 input port selection bit of the
interrupt edge selection register (003A16).
Key-on wakeup
Enable/disable of a key-on wakeup of pins P00, P04, and P06 can
be selected by the key-on wakeup enable bit of the interrupt edge
selection register (003A16), respectively.
Note: For key-on wakeup, UART1 bus collision detection, A/D conversion and Timer 1 interrupt,
even if interrupt valid bit (000A16) is set “0: Invalid”,
interrupt discrimination bit (000B16) is set to “1: interrupt occurs”
when corresponding interrupt request occurs.
But corresponding interrupt request bit (003C16, 003D16) is not set to “1”.
Interrupt disable flag I
Interrupt acceptance
Interrupt request bit
Interrupt enable bit
BRK instruction
Reset
Timer 1 interrupt request
Timer 1 interrupt valid bit
A/D conversion interrupt request
A/D conversion interrupt valid bit
A/D conversion interrupt
discrimination bit
Timer 1 interrupt
discrimination bit
A/D conversion/
Timer 1 interrupt
request bit
UART1 bus collision detection
interrupt request
UART1 bus collision detection
interrupt valid bit
Key-on wakeup interrupt request
Key-on wakeup interrupt valid bit
Key-on wakeup interrupt
discrimination bit
UART1 bus
collision detection
interrupt
discrimination bit
Key-on wakeup/
UART1 bus collision
detection interrupt
request bit
相关PDF资料 |
PDF描述 |
|---|---|
| M38047M8-XXXSP | 8-BIT, MROM, 8.4 MHz, MICROCONTROLLER, PDIP64 |
| M38234G4-XXXHP | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| M102P0200.0000DK | 200 MHz, OTHER CLOCK GENERATOR, MDIP24 |
| M30800SFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100 |
| M38C24M4-XXXFP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37547G4FP#U0 | 功能描述:MCU 2/5V 16K 36-SSOP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 标准包装:250 系列:80C 核心处理器:8051 芯体尺寸:8-位 速度:16MHz 连通性:EBI/EMI，I²C，UART/USART 外围设备:POR，PWM，WDT 输入/输出数:40 程序存储器容量:- 程序存储器类型:ROMless EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:A/D 8x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:68-LCC（J 形引线） 包装:带卷 (TR) |
| M37547G4-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37548G1FP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37548G1-XXXFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M37548G2FP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。