- 您现在的位置：买卖IC网 > PDF目录67763 > M37920F8CHP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M37920F8CHP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100 |
| 文件页数： | 8/155页 |
| 文件大小： | 1274K |
| 代理商： | M37920F8CHP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页
105
M37920F8CGP, M37920F8CHP, M37920FCCGP
M37920FCCHP, M37920FGCGP, M37920FGCHP
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
MITSUBISHI MICROCOMPUTERS
Stop and Wait mode
The stop (hereafter called STP) and the wait (hereafter called WIT)
modes are used to save the power dissipation of the system, by
stopping oscillation or system clock in the case that the CPU needs
not be operating.
The microcomputer enters the STP or WIT mode by executing the
STP or WIT instruction, and either mode is terminated by acceptance
of an interrupt request or reset.
To terminate the STP or WIT mode by an interrupt request, the inter-
rupt to be used for termination of the STP or WIT mode must be en-
abled in advance to execution of the STP or WIT instruction. The
interrupt priority level of this interrupt is required to be higher than the
processor interrupt priority level (IPL) of the routine where the STP
or WIT instruction will be executed.
Figures 102 and 103 show the bit configurations of the particular
function select registers 0, 1. Setting the STP instruction invalidity
select bit (bit 0 of the particular function select register 0) to “1” invali-
dates the STP instruction, and the STP instruction will be ignored.
After reset is removed, since the above bit is cleared to “0”, however,
the STP instruction is valid.
The STP- or the WIT-instruction-execution status bit (bit 0 or 1 of the
particular function select register 1) is set to “1” by the execution of
the STP or the WIT instruction, and so, after the STP or WIT mode
has been terminated, each bit will indicate that the STP or WIT in-
struction has been executed. Accordingly, each of these bits must be
cleared to “0” by software at termination of the STP or the WIT mode.
Table 23 lists the microcomputer’s operation in the STP and WIT
modes.
STP mode
The execution of the STP instruction stops the oscillation circuit. It
also stops clock source
φ, φ1, φBIU, φCPU, and divide clocks f1(φ) to
f4096, Wf32 and Wf512 in the “L” state. In the watchdog timer, “FFF16”
is automatically set, and regardless the contents of watchdog timer
frequency select bit (bit 0 at address 6116), the count source of the
watchdog timer becomes Wf32. This setting is terminated by clear-
ance of the most significant bit of the watchdog timer or reset, and
the count source is back to the one which was selected with the
watchdog timer frequency select bit.
In the STP mode, the A-D converter, DMA controller, DRAM control-
ler (Reflesh timer is also stopped.), and watchdog timer, which use
divide clocks f1(
φ) to f4096, Wf32 and Wf512, are stopped. At this time,
timers A and B operate only in the event counter mode, and serial
I/O communication is active only while an external clock is selected.
The STP mode is terminated by acceptance of an interrupt request
or reset, and the oscillation restarts. Supply of clock source
φ, φ1, di-
vide clocks f1(
φ) to f4096, Wf32 and Wf512 is also restarted.
When the oscillation is restarted by the interrupt request acceptance,
φBIU and φCPU are stopped at “L” level until the most significant bit of
the watchdog timer, which is counted down with divide clock Wf32, is
cleared to “0”. Note that, when the oscillation is restarted, supply of
φBIU and φCPU starts immediately after the oscillation restarts. There-
fore, the reset input must be raised to “H” after the enough oscilla-
tion-stabilizing time has elapsed.
The system where a stable clock is input from the external to pin XIN
is equipped with the mode where an instruction can be executed
immediately after the STP mode termination. For details, refer to the
section on “Stop of oscillation circuit” of the power saving function.
WIT mode
When the WIT instruction is executed with the internal clock stop se-
lect bit at WIT (bit 3 of the particular function select register 1 in Fig-
ure 103) = “0”,
φBIU, φCPU, and divide clocks Wf32 and Wf512 are
stopped in the “L“ state. However, the oscillation circuit, clock source
φ, φ1, and divide clocks f1(φ) to f4096 remain operating. Therefore,
BIU, CPU, and DMA controller are stopped, whereas timers A and B,
serial I/O, and the A-D converter, which use the divide clocks f1(
φ) to
f4096, are still operating. Because the reflesh timer of the DRAM con-
Instruction
WIT
Internal clock
stop select bit
at WIT
Active
Oscillation
circuit
Operations in WIT and STP modes
“0”
φ, φ1,
f1(
φ) to f4096
Active
STP
Wf32, Wf512
φBIU, φCPU
Stopped
(“L”)
Stopped
(“L”)
Peripheral devices using f1(
φ) to f4096, Wf32, Wf512
Timers A, B, Serial I/O, A-D converter: Operation is enabled.
DRAM controller: Reflesh timer is operated.
DMA controller: Stopped. (Watchdog timer: Stopped.)
Timers A, B: Operation is enabled only in the event counter mode.
Serial I/O: Operation is enabled only while an external clock is
selected.
A-D converter, DMA controller: Stopped.
DRAM controller: Reflesh timer is operated.
(Watchdog timer: Stopped.)
Stopped
(“L”)
Stopped
(“L”)
Stopped
(“L”)
Active
“1”
Stopped
(“L”)
Stopped
(“L”)
Stopped
(“L”)
Stopped
Timers A, B: Operation is enabled only in the event counter mode.
Serial I/O: Operation is enabled only while an external clock is
selected.
A-D converter, DMA controller: Stopped.
DRAM controller: Stopped. (Reflesh timer is also stopped.)
(Watchdog timer: Stopped.)
—
Table 23. Microcomputer’s operation in STP and WIT modes
相关PDF资料 |
PDF描述 |
|---|---|
| M37920F8CGP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| M38039MFL-XXXHP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PQFP64 |
| M38039MFL-XXXSP | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PDIP64 |
| M38039MFL-XXXWG | 8-BIT, MROM, 16.8 MHz, MICROCONTROLLER, PBGA64 |
| M38039FFLHP | 8-BIT, FLASH, 16.8 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M37920FCCGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FCCHP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCHP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920S4CGP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:16 BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。