- 您现在的位置：买卖IC网 > PDF目录80580 > M38513E4SS 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, CDIP42 PDF资料下载
参数资料
| 型号： | M38513E4SS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, CDIP42 |
| 封装： | 0.600 INCH, METAL SEALED, DIP-42 |
| 文件页数： | 46/91页 |
| 文件大小： | 1295K |
| 代理商： | M38513E4SS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页
50
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3851 Group
(Built-in 24 KB or more ROM)
Fig. 57 Block diagram of built-in flash memory
(1) CPU Rewrite Mode
In CPU rewrite mode, the internal flash memory can be operated
on (read, program, or erase) under control of the Central Process-
ing Unit (CPU).
In CPU rewrite mode, only the User ROM area shown in Figure 57
can be rewritten; the Boot ROM area cannot be rewritten. Make
sure the program and block erase commands are issued for only
the User ROM area and each block area.
The control program for CPU rewrite mode can be stored in either
User ROM or Boot ROM area. In the CPU rewrite mode, because
the flash memory cannot be read from the CPU, the rewrite con-
trol program must be transferred to internal RAM area to be
executed before it can be executed.
Microcomputer Mode and Boot Mode
The control program for CPU rewrite mode must be written into
the User ROM or Boot ROM area in parallel I/O mode beforehand.
(If the control program is written into the Boot ROM area, the stan-
dard serial I/O mode becomes unusable.)
See Figure 57 for details about the Boot ROM area.
Normal microcomputer mode is entered when the microcomputer
is reset with pulling CNVSS pin low. In this case, the CPU starts
operating using the control program in the User ROM area.
When the microcomputer is reset by pulling the P41/INT0 pin high,
the CNVss pin high, the CPU starts operating using the control
program in the Boot ROM area (program start address is FFFC16,
FFFD16 fixation). This mode is called the “Boot” mode.
Block Address
Block addresses refer to the maximum address of each block.
These addresses are used in the block erase command. In case
of the M38517F8, it has only one block.
800016
Block 1 : 32 kbyte
User ROM area
4 kbyte
F00016
FFFF16
Boot ROM area
Notes 1: The Boot ROM area can be rewritten in only parallel
input/output mode. (Access to any other areas is inhibited.)
2: To specify a block, use the maximum address in the block.
Product name
Flash memory
start address
M38517F8800016
Parallel I/O mode
800016
Block 1 : 32 kbyte
FFFF16
CPU rewrite mode, standard serial I/O mode
User ROM area
4 kbyte
F00016
FFFF16
Boot ROM area
BSEL = 0
BSEL = 1
User area / Boot area selection bit = 0
User area / Boot area selection bit = 1
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC05PE0DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68332AVPV25 | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP144 |
| MCHC908JK3CDWR2 | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PDSO20 |
| MC9328MX1VH15 | 150 MHz, RISC PROCESSOR, PBGA256 |
| MPC852TVR80 | 32-BIT, 80 MHz, RISC PROCESSOR, PBGA256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M38514E6FP | 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube |
| M38514E6SP | 制造商:Renesas Electronics Corporation 功能描述:SLIM740 OTP 24K/640B RAM, W/A-D, I2C, L - Rail/Tube |
| M38517T-ADS | 功能描述:DEV TMP TRGT BRD FOR M38517RSS & RoHS:否 类别:编程器，开发系统 >> 配件 系列:- 标准包装:1 系列:- 附件类型:适配器板 适用于相关产品:RCB230，RCB231，RCB212 配用:26790D-ND - RCB BREAKOUT BOARD RS232 CABLE |
| M38517T-PAC | 功能描述:DEV SIMPLE TOOL EMULATOR FOR M38 RoHS:否 类别:编程器，开发系统 >> 内电路编程器、仿真器以及调试器 系列:- 产品变化通告:Development Systems Discontinuation 19/Jul/2010 标准包装:1 系列:* 类型:* 适用于相关产品:* 所含物品:* |
| M3852 BK001 | 制造商:Alpha Wire 功能描述:CBL 8COND 14AWG BLK 1000' |
发布紧急采购，3分钟左右您将得到回复。