- 您现在的位置：买卖IC网 > PDF目录180187 > M38853F1-HP (Renesas Technology Corp.) Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-MSOP -40 to 125 PDF资料下载
参数资料
| 型号： | M38853F1-HP |
| 厂商： | Renesas Technology Corp. |
| 英文描述： | Dual 2.7-V High Slew Rate Rail-To-Rail Output Operational Amplifier 8-MSOP -40 to 125 |
| 中文描述： | 单芯片8位CMOS微机 |
| 文件页数： | 18/73页 |
| 文件大小： | 1580K |
| 代理商： | M38853F1-HP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
25
Atmel | SMART SAM D20 [DATASHEET]
Atmel-42129K–SAM-D20_datasheet–06/2014
Nested Vectored Interrupt Controller (NVIC)
External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the
priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low
latency interrupt processing and efficient processing of late arriving interrupts. Refer to “Nested Vector
Interrupt Controller” on page 25 and the Cortex-M0+ Technical Reference Manual for details
(www.arm.com).
System Control Block (SCB)
The System Control Block provides system implementation information, and system control. This includes
configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic
User Guide for details (www.arm.com).
10.1.3 Cortex-M0+ Address Map
Table 10-1. Cortex-M0+ Address Map
10.1.4 I/O Interface
10.1.4.1 Overview
Because accesses to the AMBA AHB-Lite and the single-cycle I/O interface can be made concurrently, the Cortex-M0+
processor can fetch the next instructions while accessing the I/Os. This enables single-cycle I/O accesses to be
sustained for as long as needed.
10.1.4.2 Description
Direct access to PORT registers.
10.2
Nested Vector Interrupt Controller
10.2.1 Overview
The Nested Vectored Interrupt Controller (NVIC) in the SAM D20 supports 32 interrupt lines with four different priority
levels. For more details, refer to the Cortex-M0+ Technical Reference Manual (www.arm.com).
10.2.2 Interrupt Line Mapping
Each of the 32 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can
have one or more interrupt flags, located in the peripheral’s Interrupt Flag Status and Clear (INTFLAG) register. The
interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by
writing a one to the corresponding bit in the peripheral’s Interrupt Enable Set (INTENSET) register, and disabled by
writing a one to the corresponding bit in the peripheral’s Interrupt Enable Clear (INTENCLR) register. An interrupt request
is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt
requests for one peripheral are ORed together on system level, generating one interrupt request for each peripheral. An
interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers
(SETPEND/CLRPEND bits in ISPR/ICPR). For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt
enable register (SETENA/CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority
field for each interrupt.
Address
Peripheral
0xE000E000
System Control Space (SCS)
0xE000E010
System Timer (SysTick)
0xE000E100
Nested Vectored Interrupt Controller (NVIC)
0xE000ED00
System Control Block (SCB)
相关PDF资料 |
PDF描述 |
|---|---|
| M39010/01AR82KS | 1 ELEMENT, 0.82 uH, PHENOLIC-CORE, GENERAL PURPOSE INDUCTOR |
| IMS-5A-ER0.82UH+/-5% | 1 ELEMENT, 0.82 uH, PHENOLIC-CORE, GENERAL PURPOSE INDUCTOR |
| IMS-5A-ER0.82UH+/-10% | 1 ELEMENT, 0.82 uH, PHENOLIC-CORE, GENERAL PURPOSE INDUCTOR |
| IMS-5A-ER0.75UH+/-5% | 1 ELEMENT, 0.75 uH, PHENOLIC-CORE, GENERAL PURPOSE INDUCTOR |
| IMS-5A-ER0.68UH+/-5% | 1 ELEMENT, 0.68 uH, PHENOLIC-CORE, GENERAL PURPOSE INDUCTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M38853F2-HP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853F3-HP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853F4-HP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853F5-HP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38853F6-HP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
发布紧急采购，3分钟左右您将得到回复。