- 您现在的位置：买卖IC网 > PDF目录45050 > M48T201Y-70MH6 (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO44 PDF资料下载
参数资料
| 型号： | M48T201Y-70MH6 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| 封装： | SNAPHAT, PLASTIC, SOH-44 |
| 文件页数： | 8/32页 |
| 文件大小： | 448K |
| 代理商： | M48T201Y-70MH6 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
M48T201Y, M48T201V
16/32
Data Retention Mode
With valid VCC applied, the M48T201Y/V can be
accessed as described above with READ or
WRITE cycles. Should the supply voltage decay,
the M48T201Y/V will automatically deselect, write
protecting itself (and any external SRAM) when
VCC falls between VPFD (max) and VPFD (min).
This is accomplished by internally inhibiting ac-
cess to the clock registers via the E signal. At this
time, the Reset pin (RST) is driven active and will
remain active until VCC returns to nominal levels.
External RAM access is inhibited in a similar man-
ner by forcing ECON to a high level. This level is
within 0.2V of the VBAT. ECON will remain at this
level as long as VCC remains at an out-of-toler-
ance condition. When VCC falls below the level of
the battery (VBAT), power input is switched from
the VCC pin to the SNAPHAT
battery and the
clock registers are maintained from the attached
battery supply. External RAM is also powered by
the SNAPHAT battery. All outputs except GCON,
ECON, RST, IRQ/FT and VOUT, become high im-
pedance. The VOUT pin is capable of supplying
100A of current to the attached memory with less
than 0.3V drop under this condition. On power up,
when VCC returns to a nominal value, write protec-
tion continues for 200ms (max) by inhibiting ECON.
The RST signal also remains active during this
time (see Figure 9).
Note: Most low power SRAMs on the market to-
day can be used with the M48T201Y/V TIME-
KEEPER SUPERVISOR. There are, however
some criteria which should be used in making the
final choice of an SRAM to use.
The SRAM must be designed in a way where the
chip enable input disables all other inputs to the
SRAM. This allows inputs to the M48T201Y/V and
SRAMs to be “Don't care” once VCC falls below
VPFD (min). The SRAM should also guarantee
data retention down to VCC = 2.0V. The chip en-
able access time must be sufficient to meet the
system needs with the chip enable (and output en-
able) output propagation delays included.
Figure 9. Power Down/Up Mode AC Waveforms
AI03519
VCC
INPUTS
RST
OUTPUTS
DON'T CARE
HIGH-Z
tF
tFB
tR
tREC
tRB
VALID
VPFD (max)
VPFD (min)
VSO
VALID
相关PDF资料 |
PDF描述 |
|---|---|
| M48T201Y-70MHTR | 1 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH1 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH6TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH6 | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| M48T212V-70MH1TR | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M48T201Y-80MH1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
| M48T201Y-80MH1E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
| M48T201Y-80MH1F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
| M48T201Y-80MH1TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V TIMEKEEPER? supervisor |
| M48T201Y-85MH1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3V TIMEKEEPER㈢ supervisor |
发布紧急采购，3分钟左右您将得到回复。