参数资料
型号: M5-384/192-10AI
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: PLD
英文描述: Fifth Generation MACH Architecture
中文描述: EE PLD, 10 ns, PBGA256
封装: BGA-256
文件页数: 18/47页
文件大小: 1145K
代理商: M5-384/192-10AI
MACH 5 Family
25
Notes:
1. See “MACH Switching Test Circuits” documentation on the Lattice Data Book CD-ROM or Lattice web site.
2. Numbers in parentheses are for M5-128, M5-192, M5-256.
3. If a signal is used as both a clock and a logic array input, then the maximum input frequency applies (fMAX/2).
Frequency:
fMAX
External feedback, PAL block level. Min
of 1/(tWLS + tWHS) or 1/(tSS + tCOS)
133
125
100
83.3
71.4
55.6
45.5
MHz
Internal feedback, PAL block level. Min
of 1/(tWLS + tWHS) or 1/(tSS +tCOSi)
182
167
125
100
83.3
62.5
50.0
MHz
No feedback PAL block level. Min of
1/(tWLS + tWHS) or 1/(tSS + tHS)
200
167
125
100
83.3
MHz
fMAXA
External feedback, PAL block level. Min
of 1/(tWLA + tWHA) or 1/(tSA + tCOA)
91
71.4
58.8
47.6
41.7
35.7
MHz
Internal feedback, PAL block level. Min
of 1/(tWLA + tWHA) or 1/(tSA +tCOAi)
111
83.3
66.7
52.6
45.5
38.5
MHz
No feedback, PAL block level. Min of
1/(tWLA + tWHA) or 1/(tSA + tHA)
167
125
100
83.3
71.4
62.5
MHz
fMAXI
Maximum input register frequency
1/(tSIRS+tHIRS) or 1/(2 x tWICW)
167
125
100
83.3
71.4
62.5
MHz
M5(LV) TIMING PARAMETERS OVER OPERATING RANGES1 (CONTINUED)
-5
-6
-7
-10
-12
-15
-20
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
相关PDF资料
PDF描述
M5-384/192-12AC Fifth Generation MACH Architecture
M5-384/192-15AC Fifth Generation MACH Architecture
M5-384/192-15AI Fifth Generation MACH Architecture
M5-384/192-7AC Fifth Generation MACH Architecture
M5-384/192-7AI Fifth Generation MACH Architecture
相关代理商/技术参数
参数描述
M5386 制造商:Tamura Corporation of America 功能描述:
M-538CT 制造商:NEC 制造商全称:NEC 功能描述:DC Line Fileters
M539 制造商:MA-COM 制造商全称:M/A-COM Technology Solutions, Inc. 功能描述:Drivers for GaAs FET MMIC Switches and Digital Attenuators
M5390 NC001 制造商:Alpha Wire Company 功能描述:CBL 2COND 18AWG NC 1000'
M5390 NC002 制造商:Alpha Wire Company 功能描述:CBL 2COND 18AWG NC 500'