参数资料
型号: M5-512/256-7SAI
厂商: Lattice Semiconductor Corporation
文件页数: 39/42页
文件大小: 0K
描述: IC CPLD ISP 512MC 256IO 352SBGA
标准包装: 24
系列: MACH® 5
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 4.5 V ~ 5.5 V
宏单元数: 512
输入/输出数: 256
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 352-LBGA
供应商设备封装: 352-SBGA(35x35)
包装: 托盘
6
MACH 5 Family
Macrocells
The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial,
registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R
operation through the use of the XOR gate associated with each macrocell.
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use
this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12,
respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be
re-directed through the logic allocator to another macrocell. The
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for
macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried”
macrocells to drive device logic via the matrix.
Control Generator
The control generator provides four configurable clock lines and three configurable set/reset lines to each
macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently
selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin)
clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four
global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive
or negative edge clocking is available as well as advanced clocking features such as
complementary and
biphase clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is
useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and
negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:
Clock Line 0 Options
Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
Product-term clock (A*B*C)
Sum-term clock (A+B+C)
Clock Line 1 Options
Global clock (0, 1, 2, or 3) with positive edge clock enable
Global clock (0, 1, 2, or 3) with negative edge clock enable
Logic
Allocator
5-8
Clusters/
MC
Prog. Polarity
Mode
Selection
Control
Bus
Macrocell
D
Q
20446G-003
Figure 3. Macrocell Diagram
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料
PDF描述
MIC5265-3.1YD5 IC REG LDO 3.1V .15A TSOT23-5
VI-271-CY-F2 CONVERTER MOD DC/DC 12V 50W
M5-512/256-6SAC IC CPLD ISP 512MC 256IO 352SBGA
HBC65DRTI-S93 CONN EDGECARD 130PS DIP .100 SLD
MIC5265-3.0YD5 IC REG LDO 3V .15A TSOT23-5
相关代理商/技术参数
参数描述
M55-1253D 制造商: 功能描述: 制造商:undefined 功能描述:
M5513 SL001 制造商:Alpha Wire 功能描述:CBL 19COND 22AWG SLT 1000'
M5513110 制造商:METCASE 功能描述:CASE ALUMINIUM GREY 50X250X250MM 制造商:METCASE 功能描述:CASE, ALUMINIUM, GREY, 50X250X250MM 制造商:METCASE 功能描述:CASE, ALUMINIUM, GREY, 50X250X250MM; Enclosure Type:Instrument; Enclosure Material:Aluminium; Body Colour:Grey; External Height - Imperial:1.97"; External Height - Metric:50mm; External Width - Imperial:9.84"; External Width - ;RoHS Compliant: Yes
M5513110-AL 制造商:OKW ENCLOSURES INC 功能描述:ENCLOSURE; ALUMINUM INSTRUMENT CASE; LT GRAY; 1.968 X 9.842 X 9.842
M5513119 制造商:METCASE 功能描述:CASE ALMNM BLK 50X250X250MM 制造商:METCASE 功能描述:CASE, ALMNM, BLK, 50X250X250MM 制造商:METCASE 功能描述:CASE, ALMNM, BLK, 50X250X250MM; Enclosure Type:Instrument; Enclosure Material:Aluminium; Body Colour:Black; External Height - Imperial:1.97"; External Height - Metric:50mm; External Width - Imperial:9.84"; External Width - ;RoHS Compliant: Yes