- 您现在的位置：买卖IC网 > PDF目录17016 > MA320001 (Microchip Technology)MODULE PLUG-IN PIC32 100QFP PDF资料下载
参数资料
| 型号： | MA320001 |
| 厂商： | Microchip Technology |
| 文件页数： | 130/208页 |
| 文件大小： | 0K |
| 描述： | MODULE PLUG-IN PIC32 100QFP |
| 视频文件： | PIC32 Board Selection |
| 标准包装： | 1 |
| 附件类型： | 插拔式模块（PIM）- PIC32MX360F512L |
| 适用于相关产品： | Explorer 16（DM240001 或 DM240002） |
| 产品目录页面： | 658 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页当前第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页
PIC32MX3XX/4XX
The processor will exit, or ‘wake-up’, from Sleep on one
of the following events:
? On any interrupt from an enabled source that is
operating in Sleep. The interrupt priority must be
greater than the current CPU priority.
? On any form of device Reset.
If the interrupt priority is lower than or equal to current
priority, the CPU will remain halted, but the PBCLK will
start running and the device will enter into Idle mode.
Note: There is no FRZ mode for this module.
25.3.2 IDLE MODE
In the Idle mode, the CPU is halted but the System
clock (SYSCLK) source is still enabled. This allows
peripherals to continue operation when the CPU is
halted. Peripherals can be individually configured to
halt when entering Idle by setting their respective SIDL
bit. Latency when exiting Idle mode is very low due to
the CPU oscillator source remaining active.
The processor will wake or exit from Idle mode on the
following events:
? On any interrupt event for which the interrupt
source is enabled. The priority of the interrupt
event must be greater than the current priority of
CPU. If the priority of the interrupt event is lower
than or equal to current priority of CPU, the CPU
will remain halted and the device will remain in
Idle mode.
? On any source of device Reset.
25.3.3 PERIPHERAL BUS SCALING
METHOD
Most of the peripherals on the device are clocked using
the PBCLK. The peripheral bus can be scaled relative
to the SYSCLK to minimize the dynamic power con-
sumed by the peripherals. The PBCLK divisor is con-
trolled by PBDIV<1:0> (OSCCON<20:19>), allowing
SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All
peripherals using PBCLK are affected when the divisor
is changed. Peripherals such as USB, Interrupt Con-
Note:
Changing the PBCLK divider ratio requires
recalculation of peripheral timing. For
example, assume the UART is configured
for 9600 baud with a PB clock ratio of 1:1
and a P OSC of 8 MHz. When the PB clock
divisor of 1:2 is used, the input frequency
to the baud clock is cut in half; therefore,
the baud rate is reduced to 1/2 its former
value. Due to numeric truncation in calcu-
lations (such as the baud rate divisor), the
actual baud rate may be a tiny percentage
different than expected. For this reason,
any timing calculation required for a
peripheral should be performed with the
new PB clock frequency instead of scaling
the previous value based on a change in
PB divisor ratio.
Oscillator start-up and PLL lock delays are
applied when switching to a clock source
that was disabled and that uses a crystal
and/or the PLL. For example, assume the
clock source is switched from P OSC to
troller, DMA, Bus Matrix and Prefetch Cache are
clocked directly from SYSCLK, as a result, they are not
affected by PBCLK divisor changes
Changing the PBCLK divisor affects:
? The CPU to peripheral access latency. The CPU
has to wait for next PBCLK edge for a read to
complete. In 1:8 mode this results in a latency of
one to seven SYSCLKs.
? The power consumption of the peripherals. Power
consumption is directly proportional to the fre-
quency at which the peripherals are clocked. The
greater the divisor, the lower the power consumed
by the peripherals.
To minimize dynamic power the PB divisor should be
chosen to run the peripherals at the lowest frequency
that provides acceptable system performance. When
selecting a PBCLK divider, peripheral clock require-
ments such as baud rate accuracy should be taken into
account. For example, the UART peripheral may not be
able to achieve all baud rate values at some PBCLK
divider depending on the SYSCLK value.
LPRC just prior to entering Sleep in order to
save power. No oscillator start-up delay
would be applied when exiting Idle. How-
ever, when switching back to P OSC , the
appropriate PLL and/or oscillator
startup/lock delays would be applied.
The device enters Idle mode when the SLPEN
(OSCCON<4>) bit is clear and a WAIT instruction is
executed.
DS61143G-page 130
? 2010 Microchip Technology Inc.
相关PDF资料 |
PDF描述 |
|---|---|
| RBM08DRMT-S288 | CONN EDGECARD 16POS .156 EXTEND |
| GSM12DTKN-S288 | CONN EDGECARD 24POS .156 EXTEND |
| AC002021 | CABLE MPLAB PM3 ICSP |
| GSM12DTKH-S288 | CONN EDGECARD 24POS .156 EXTEND |
| AC164126 | BOARD DAUGHTER PICTAIL PROTOTYPE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MA320002 | 功能描述:子卡和OEM板 PIC23 Plug in Mod USB OTG RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA320002-2 | 制造商:Microchip Technology Inc 功能描述: 制造商:Microchip Technology Inc 功能描述:PIC32MX4XX 100 TO 100-PIN USB PIM - Boxed Product (Development Kits) 制造商:Microchip Technology Inc 功能描述:MODULE PLUG-IN PIC32MX4XX 制造商:Microchip Technology Inc 功能描述:PIC32MX4 100PIN USB PLUG IN 制造商:Microchip Technology Inc 功能描述:PIC32MX450 100 Pin to 100 Pin USB Plug in Module 制造商:Microchip Technology Inc 功能描述:Daughter Cards & OEM Boards PIC32 MX450 100-Pin USB PIM 制造商:Microchip Technology Inc 功能描述:PIC32MX4xx 100 to 100-Pin USB PIM, Plug-in Modules |
| MA320003 | 功能描述:子卡和OEM板 PIC32MX USB/CAN PIM RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA320011 | 功能描述:子卡和OEM板 PIC32MX250F128D PIM RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA320012 | 制造商:Microchip Technology Inc 功能描述:PIC32MZ2048EC 100-100PIN PIM - Boxed Product (Development Kits) 制造商:Microchip Technology Inc 功能描述:MOD PIM PIC32MZ2048EC 100PIN 制造商:Microchip Technology Inc 功能描述:100 to 100 Pin Plug-In Module for PIC32MZ EC Series 制造商:Microchip Technology Inc 功能描述:PIC32MZ2048EC 100-100pin PIM - demonstrate the capabilities of the PIC32MZ EC fa |
发布紧急采购，3分钟左右您将得到回复。