参数资料
型号: MACH220-20
厂商: ADVANCED MICRO DEVICES INC
元件分类: PLD
英文描述: High-Density EE CMOS Programmable Logic
中文描述: EE PLD, PQCC68
文件页数: 27/33页
文件大小: 230K
代理商: MACH220-20
AMD
27
MACH220-10/12/15/20
POWER-UP RESET
The MACH devices have been designed with the capa-
bility to reset during system power-up. Following power-
up, all flip-flops will be reset to LOW. The output state
will depend on the logic polarity. This feature provides
extra flexibility to the designer and is especially valuable
in simplifying state machine initialization. A timing dia-
gram and parameter table are shown below. Due to the
synchronous operation of the power-up reset and the
wide range of ways V
CC
can rise to its steady state, two
conditions are required to insure a valid power-up reset.
These conditions are:
1. The V
CC
rise must be monotonic.
2. Following reset, the clock input must not be driven
from LOW to HIGH until all applicable input and
feedback setup times are met.
Parameter
Symbol
Parameter Descriptions
Max
Unit
t
PR
Power-Up Reset Time
10
μ
s
t
S
Input or Feedback Setup Time
t
WL
Clock Width LOW
See
Switching
Characteristics
t
PR
t
WL
t
S
4 V
V
CC
Power
Registered
Output
Clock
14130I-25
Power-Up Reset Waveform
相关PDF资料
PDF描述
MACH220-20JI High-Density EE CMOS Programmable Logic
MAX542 Quadruple Bus Buffer Gate With 3-State Outputs 14-PDIP -40 to 85
MAX542ACPD +5V, Serial-Input, Voltage-Output, 16-Bit DACs
MAX542ACSD +5V, Serial-Input, Voltage-Output, 16-Bit DACs
MAX542AEPD +5V, Serial-Input, Voltage-Output, 16-Bit DACs
相关代理商/技术参数
参数描述
MACH220-20JC 制造商:Rochester Electronics LLC 功能描述:- Bulk
MACH220-20JI 制造商:AMD 制造商全称:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic
MACH221-10JC 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic
MACH221-10JI 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic
MACH221-12JC 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic