- 您现在的位置：买卖IC网 > PDF目录9744 > MAX11040GUU+ (Maxim Integrated Products)IC ADC 24BIT 4CH 38-TSSOP PDF资料下载
参数资料
| 型号： | MAX11040GUU+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 9/35页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 4CH 38-TSSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 50 |
| 位数： | 24 |
| 采样率（每秒）： | 64k |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 4 |
| 功率耗散（最大）： | 108mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 38-TFSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 38-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 4 个差分，双极 |
| 配用： | MAXSPCSPARTAN6+-ND - ADC and DAC Eval Expansion Board |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
17
Maxim Integrated
DRDYIN, and DRDYOUT. For single-device applications,
connect CASCIN and DRDYIN to DGND and drive CS
low to transfer data in and out of the devices. With
DRDYIN low, a falling edge at the data-ready signal out-
put (DRDYOUT) indicates that new conversion results
are available for reading in the 96-bit data register. A
falling edge on SCLK clocks in data at DIN. Data at
DOUT changes on the rising edge of SCLK and is valid
on the falling edge of SCLK. DIN and DOUT are trans-
ferred MSB first. Drive CS high to disable the interface
and place DOUT in a high-impedance state.
An interface operation with the devices takes effect on
the last rising edge of SCLK. If CS goes high before the
complete transfer, the write is ignored. Every data
transfer is initiated by the command byte. The com-
mand byte consists of an R/W bit and 7 address bits
(see Table 2.) Figures 7 and 8 show the timing for read
and write operations, respectively.
tCSW
SCLK
CS
DIN
DOUT
DRDYIN
HIGH-Z
B7 B6 B5 B4 B3 B2 B1 B0
tSU
tSCP
tDCD
tCSH1
tSU
tDOE
tDRDY
DATA READY
tHD
COMMAND ADDRESS
tDOT
tPW
R/W A6 A5
A3 A2 A1 A0
A4
DATA LENGTH (NUMBER OF BYTES) DEPENDS
ON THE REGISTER BEING READ (SEE TABLE 2)
DRDYOUT
Figure 7. General Read-Operation Timing Diagram
DOUT
HIGH-Z
tCSW
tSU
tHD
tSU
tPW
tSCP
tPW
tCSH1
CS
DIN
SCLK
A6 A5
A3 A2 A1 A0
B7 B6 B5 B4 B3 B2 B1
R/W
B0
DATA LENGTH (NUMBER OF BYTES) DEPENDS ON
THE REGISTER BEING WRITTEN (SEE TABLE 2)
A4
Figure 8. General Write-Operation Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B1J-IV-B1 | CONVERTER MOD DC/DC 36V 150W |
| MS27473E18A53SB | CONN PLUG 53POS STRAIGHT W/SCKT |
| MAX1169CEUD+ | IC ADC 16BIT 58.6KSPS 14-TSSOP |
| MAX1162ACUB+T | IC ADC 16BIT 200KSPS 10-UMAX |
| MAX1162ACUB+ | IC ADC 16BIT 200KSPS 10-UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX11040GUU/GH9 | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX11040GUU+ | 功能描述:模数转换器 - ADC 24Bit 4Ch Simul-Samp Cascadable Sig Delt RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX11040GUU+T | 功能描述:模数转换器 - ADC 24Bit 4Ch Simul-Samp Cascadable Sig Delt RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX11040K | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs |
| MAX11040K_1111 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs |
发布紧急采购，3分钟左右您将得到回复。