- 您现在的位置：买卖IC网 > PDF目录9970 > MAX11605EEE+T (Maxim Integrated Products)IC ADC SERIAL 8BIT 12CH 16-QSOP PDF资料下载
参数资料
| 型号： | MAX11605EEE+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 23/23页 |
| 文件大小： | 0K |
| 描述： | IC ADC SERIAL 8BIT 12CH 16-QSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 位数： | 8 |
| 采样率（每秒）： | 188k |
| 数据接口： | I²C，串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.75mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-QSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 12 个单端，单极；12 个单端，双极；6 个差分，单极；6 个差分，双极 |
minimize sampling errors with higher source imped-
ances, connect a 100pF capacitor from the analog
input to GND. This input capacitor forms an RC filter
with the source impedance limiting the analog input
bandwidth. For larger source impedances, use a buffer
amplifier to maintain analog input signal integrity.
When operating in internal clock mode, the T/H circuitry
enters its tracking mode on the ninth falling clock edge
of the address byte (see the
Slave Address section).
The T/H circuitry enters hold mode two internal clock
cycles later. A conversion or a series of conversions is
then internally clocked (eight clock cycles per conver-
sion) and the MAX11600–MAX11605 hold SCL low.
When operating in external clock mode, the T/H circuit-
ry enters track mode on the seventh falling edge of a
valid slave address byte. Hold mode is then entered on
the falling edge of the eighth clock cycle. The conver-
sion is performed during the next eight clock cycles.
The time required for the T/H circuitry to acquire an
input signal is a function of input capacitance. If the
analog input source impedance is high, the acquisition
time lengthens and more time must be allowed
between conversions. The acquisition time (tACQ) is the
minimum time needed for the signal to be acquired. It is
calculated by:
tACQ ≥ 6.25 (RSOURCE + RIN) CIN
where RSOURCE is the analog input source impedance,
RIN = 2.5k, and CIN = 18pF. tACQ is 1/fSCL for external
clock mode. For internal clock mode, the acquisition
time is two internal clock cycles. To select RSOURCE,
allow 625ns for tACQ in internal clock mode to account
for clock frequency variations.
MAX11600–MAX11605
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs
_______________________________________________________________________________________
9
tHD.STA
tSU.DAT
tHIGH
tR
tF
tHD.DAT
tHD.STA
S
Sr
A
SCL
SDA
tSU.STA
tLOW
tBUF
tSU.STO
PS
tHD.STA
tSU.DAT
tHIGH
tFCL
tHD.DAT
tHD.STA
S
Sr
A
SCL
SDA
tSU.STA
tLOW
tBUF
tSU.STO
S
tRCL
tRCL1
HS MODE
F/S MODE
a) F/S-MODE I2C SERIAL-INTERFACE TIMING
b) HS-MODE I2C SERIAL-INTERFACE TIMING
tFDA
tRDA
t
tR
tF
Figure 1. I2C Serial-Interface Timing
VDD
IOL = 3mA
IOH = 0mA
VOUT
400pF
SDA
Figure 2. Load Circuit
相关PDF资料 |
PDF描述 |
|---|---|
| MAX11604EEE+T | IC ADC SERIAL 8BIT 12CH 16-QSOP |
| MS27508E10F35SC | CONN RCPT 13POS BOX MNT W/SCKT |
| IDT72T1845L5BBI | IC FIFO 2048X18 2.5V 5NS 144BGA |
| MAX11664AUB+ | IC ADC 10BIT 2CH 10UMAX |
| IDT72T1845L4-4BB | IC FIFO 2048X18 2.5V 4NS 240BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX11606 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel, 2-Wire Serial 10-Bit ADCs |
| MAX11606_11 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Power, 4-/8-/12-Channel, I2C, 10-Bit ADCs in Ultra-Small Packages |
| MAX11606EUA | 制造商:MAXIM 功能描述:Pb Free |
| MAX11606EUA/V+ | 制造商:Maxim Integrated Products 功能描述:2.7V TO 3.6V AND 4.5V TO 5.5V, LOW-POWER, 4-/8-/12-CHANNEL - Rail/Tube |
| MAX11606EUA/V+T | 制造商:Maxim Integrated Products 功能描述:2.7V TO 3.6V AND 4.5V TO 5.5V, LOW-POWER, 4-/8-/12-CHANNEL - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。