- 您现在的位置：买卖IC网 > PDF目录9970 > MAX11605EEE+T (Maxim Integrated Products)IC ADC SERIAL 8BIT 12CH 16-QSOP PDF资料下载
参数资料
| 型号： | MAX11605EEE+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/23页 |
| 文件大小： | 0K |
| 描述： | IC ADC SERIAL 8BIT 12CH 16-QSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 位数： | 8 |
| 采样率（每秒）： | 188k |
| 数据接口： | I²C，串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.75mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-QSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 12 个单端，单极；12 个单端，双极；6 个差分，单极；6 个差分，双极 |
Data Byte (Read Cycle)
A read cycle must be initiated to obtain conversion
results. Read cycles begin with the bus master issuing
a START condition followed by 7 address bits and a
read bit (R/W = 1). If the address byte is successfully
received, the MAX11600–MAX11605 (slave) issue an
acknowledge. The master then reads from the slave.
After the master has received the results, it can issue
an acknowledge if it wants to continue reading or a not
acknowledge if it no longer wishes to read. If the
MAX11600–MAX11605 receive a not acknowledge,
they release SDA, allowing the master to generate a
STOP or repeated START. See the
Clock Mode and
Scan Mode sections for detailed information on how
data is obtained and converted.
Clock Mode
The clock mode determines the conversion clock, the
acquisition time, and the conversion time. The clock
mode also affects the scan mode. The state of the
setup byte’s CLK bit determines the clock mode (Table
1). At power-up, the MAX11600–MAX11605 default to
internal clock mode (CLK = zero).
Internal Clock
When configured for internal clock mode (CLK = zero),
the MAX11600–MAX11605 use their internal oscillator
as the conversion clock. In internal clock mode, the
MAX11600–MAX11605 begin tracking analog input on
the ninth falling clock edge of a valid slave address
byte. Two internal clock cycles later, the analog signal
is acquired and the conversion begins. While tracking
and converting the analog input signal, the
MAX11600–MAX11605 hold SCL low (clock stretching).
After the conversion completes, the results are stored in
MAX11600–MAX11605
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/8-/12-Channel 2-Wire Serial 8-Bit ADCs
______________________________________________________________________________________
13
110
1
00
0
R/W
A
SLAVE ADDRESS
S
SCL
SDA
1
234
567
89
DEVICE
SLAVE ADDRESS
1100100
1101101
MAX11600/MAX11601
MAX11602/MAX11603
1100101
MAX11604/MAX11605
Figure 7. Slave Address Byte
000
1
0X
X
A
HS MODE MASTER CODE
SCL
SDA
S
Sr
F/S MODE
HS MODE
Figure 8. F/S Mode to HS Mode Transfer
相关PDF资料 |
PDF描述 |
|---|---|
| MAX11604EEE+T | IC ADC SERIAL 8BIT 12CH 16-QSOP |
| MS27508E10F35SC | CONN RCPT 13POS BOX MNT W/SCKT |
| IDT72T1845L5BBI | IC FIFO 2048X18 2.5V 5NS 144BGA |
| MAX11664AUB+ | IC ADC 10BIT 2CH 10UMAX |
| IDT72T1845L4-4BB | IC FIFO 2048X18 2.5V 4NS 240BGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX11606 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/8-/12-Channel, 2-Wire Serial 10-Bit ADCs |
| MAX11606_11 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Low-Power, 4-/8-/12-Channel, I2C, 10-Bit ADCs in Ultra-Small Packages |
| MAX11606EUA | 制造商:MAXIM 功能描述:Pb Free |
| MAX11606EUA/V+ | 制造商:Maxim Integrated Products 功能描述:2.7V TO 3.6V AND 4.5V TO 5.5V, LOW-POWER, 4-/8-/12-CHANNEL - Rail/Tube |
| MAX11606EUA/V+T | 制造商:Maxim Integrated Products 功能描述:2.7V TO 3.6V AND 4.5V TO 5.5V, LOW-POWER, 4-/8-/12-CHANNEL - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。