参数资料
型号: MAX1168BCEG+T
厂商: Maxim Integrated Products
文件页数: 10/30页
文件大小: 0K
描述: IC ADC 16BIT 200KSPS 24-QSOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 2,500
位数: 16
采样率(每秒): 200k
数据接口: MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 762mW
电压电源: 模拟和数字
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 24-SSOP(0.154",3.90mm 宽)
供应商设备封装: 24-QSOP
包装: 带卷 (TR)
输入数目和类型: 8 个单端,单极
MAX1167/MAX1168
The MAX1168 external clock 16-bit-wide data-transfer
mode requires 32 SCLK cycles for completion (Figure 11).
Force CS high after the conversion result is read. For
maximum throughput, force CS low again to initiate the
next conversion immediately after the specified mini-
mum time (tCSW). Forcing CS high in the middle of a
conversion immediately aborts the conversion and
places the MAX1168 in shutdown.
Internal Clock 8-Bit-Wide Data-Transfer and
Scan Mode (MAX1167 and MAX1168)
Force DSPR high and DSEL low (MAX1168) for the SPI/
QSPI/MICROWIRE interface mode. The falling edge of
CS wakes the analog circuitry and allows SCLK to clock
in data (Figure 12). DOUT changes from high-Z to logic
low after CS is brought low. Input data latches on the ris-
ing edge of SCLK. The command/configuration/control
register begins reading DIN on the first SCLK rising edge
and ends on the rising edge of the 8th SCLK cycle. The
MAX1167/MAX1168 select the proper channel for con-
version on the rising edge of the 3rd SCLK cycle. The
internal oscillator activates 125ns after the rising edge of
the 8th SCLK cycle. Turn off the external clock while the
internal clock is on. Turning off SCLK ensures the lowest
noise performance during acquisition. Acquisition begins
on the 2nd rising edge of the internal clock and ends on
the falling edge of the 6th internal clock cycle. Each bit
of the conversion result shifts into memory as it becomes
available. The conversion result is available (MSB first) at
DOUT on the falling edge of EOC. The internal oscillator
and analog circuitry are shut down on the high-to-low
EOC transition. Use the EOC high-to-low transition as the
Multichannel, 16-Bit, 200ksps Analog-to-Digital
Converters
18
______________________________________________________________________________________
DOUT
CS
SCLK
DIN
DSPR
0
MSB
LSB
MSB
LSB
ADC
STATE
16
24
32
1
8
X
XX
X = DON
,
T CARE
tACQ
IDLE
tCONV
DSEL
Figure 11. SPI External Clock Mode, 16-Bit Data-Transfer Mode, Conversion Timing (MAX1168 Only)
DOUT
CS
SCLK
DIN
EOC
1
MSB
LSB
X
tACQ
IDLE
tCONV
POWER-DOWN
ADC
STATE
X = DON
,
T CARE
DSPR = DVDD, DSEL = GND (MAX1168 ONLY)
INTERNAL
CLK
1
8
26
25
16
924
MSB
Figure 12. SPI Internal Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing
相关PDF资料
PDF描述
MS3121E14-15P CONN RCPT 15POS CBL MNT W/PINS
MS27499E24F29P CONN RCPT 29POS BOX MNT W/PINS
MAX1312ECM+T IC ADC 12BIT 8CH 4MSPS 48LQFP
MS27499E24B29P CONN RCPT 29POS BOX MNT W/PINS
ICL3225ECA IC TXRX RS-232 3-5.5V ESD 20SSOP
相关代理商/技术参数
参数描述
MAX1168BEEG 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1168BEEG+ 功能描述:模数转换器 - ADC 16-Bit 8Ch 200ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1168BEEG+T 功能描述:模数转换器 - ADC 16-Bit 8Ch 200ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1168BEEG+W 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX1168BEEG-T 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32