- 您现在的位置：买卖IC网 > PDF目录9745 > MAX1169CEUD+ (Maxim Integrated Products)IC ADC 16BIT 58.6KSPS 14-TSSOP PDF资料下载
参数资料
| 型号： | MAX1169CEUD+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 5/20页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 58.6KSPS 14-TSSOP |
| 标准包装： | 96 |
| 位数： | 16 |
| 采样率（每秒）： | 58.6k |
| 数据接口： | I²C，串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 864mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 8 个单端，单极 |
where RSOURCE is the analog input source impedance,
fSCL is the maximum system SCL frequency, N is 16
(the number of bits of resolution), CIN is 35pF (the sum
of CT/H and input stray capacitance), and RIN is 800Ω
(the T/H switch resistances).
To improve the input-signal bandwidth under AC
conditions, drive AIN with a wideband buffer
(>4MHz) that can drive the ADC’s input capacitance
and settle quickly (see the
Input Buffer section).
An RC filter at AIN reduces the input track-and-hold
switching transient by providing charge for CT/H.
Analog Input Bandwidth
The MAX1169 features input-tracking circuitry with a
4MHz small-signal bandwidth. The 4MHz input band-
width makes it possible to digitize high-speed transient
events and measure periodic signals with bandwidths
exceeding the ADC’s sampling rate by using under-
sampling techniques. Use anti-alias filtering to avoid
high-frequency signals being aliased into the frequency
band of interest.
Analog Input Range and Protection
Internal electrostatic discharge (ESD) protection diodes
clamp AIN, REF, and REFADJ to AVDD and AGNDS/
AGND (Figure 6). These diodes allow the analog inputs
to swing from (VAGND - 0.3V) to (VAVDD + 0.3V) without
causing damage to the device. For accurate conver-
sions, the inputs must not go more than 50mV beyond
their rails.
If the analog inputs exceed 300mV beyond their
rails, limit the current to 2mA.
Internal Clock
The MAX1169 contains an internal 4MHz oscillator that
drives the SAR conversion clock. During conversion, SCL
is held low (clock stretching). An internal register stores
data when the conversion is in progress. When the
MAX1169 releases SCL, the master reads the conversion
results at any clock rate up to 1.7MHz (Figure 11).
Digital Interface
The MAX1169 features an I2C-compatible, 2-wire serial
interface consisting of a bidirectional serial data line
(SDA) and a serial clock line (SCL). SDA and SCL facili-
tate bidirectional communication between the
MAX1169 and the master at rates up to 1.7MHz. The
master (typically a microcontroller) initiates data trans-
fer on the bus and generates SCL.
SDA and SCL require pullup resistors (500Ω or greater,
Figure 4). Optional resistors (24Ω) in series with SDA
and SCL protect the device inputs from high-voltage
spikes on the bus lines. Series resistors also minimize
crosstalk and undershoot of the bus signals.
Bit Transfer
One data bit is transferred during each SCL clock
cycle. Nine clock cycles are required to transfer the
data into or out of the MAX1169. The data on SDA must
remain stable during the high period of the SCL clock
pulse as changes in SDA while SCL is high are control
signals (see the
START and STOP Conditions section).
Both SDA and SCL idle high.
START and STOP Conditions
The master initiates a transmission with a START condi-
tion (S), a high-to-low transition on SDA with SCL high.
The master terminates a transmission with a STOP con-
dition (P), a low-to-high transition on SDA while SCL is
high (Figure 7). The STOP condition frees the bus and
places all devices in F/S mode (see the
Bus Timing
section). Use a repeated START condition (Sr) in place
of a STOP condition to leave the bus active and in its
current timing mode (see the
HS Mode section).
MAX1169
58.6ksps, 16-Bit, 2-Wire Serial ADC
in a 14-Pin TSSOP
______________________________________________________________________________________
13
Figure 5. Equivalent Input Circuit
CT/H
AIN
AGNDS
CAPACITIVE
DAC
REF
TRACK
HOLD
TRACK
HOLD
TRACK
*RSOURCE
ANALOG
SIGNAL
SOURCE
*MINIMIZE RSOURCE TO ALLOW THE TRACK-AND-HOLD CAPACITANCE (CT/H) TO
CHARGE TO THE ANALOG SIGNAL SOURCE VOLTAGE WITHIN THE ALLOTTED TIME (tACQ).
MAX1169
Figure 6. Internal Protection Diodes
AIN
REFADJ
AVDD
AGND
REF
AGNDS
MAX1169
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1162ACUB+T | IC ADC 16BIT 200KSPS 10-UMAX |
| MAX1162ACUB+ | IC ADC 16BIT 200KSPS 10-UMAX |
| VI-B4R-MW-F3 | CONVERTER MOD DC/DC 7.5V 100W |
| D38999/26FH55PC | CONN PLUG 55POS STRAIGHT W/PINS |
| VI-B1J-IV-B1 | CONVERTER MOD DC/DC 36V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1169CEUD+ | 功能描述:模数转换器 - ADC 16-Bit 58ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1169CEUD+T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1169CEUD-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1169EVC16 | 功能描述:模数转换器 - ADC MAX1169C16 EVAL KIT RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1169EVKIT | 功能描述:数据转换 IC 开发工具 Evaluation System/Evaluation Kit for the MAX1169 RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。