- 您现在的位置：买卖IC网 > PDF目录383316 > MAX1246ACEE (MAXIM INTEGRATED PRODUCTS INC) +2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16 PDF资料下载
参数资料
| 型号： | MAX1246ACEE |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | +2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16 |
| 中文描述： | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| 封装： | 0.150 INCH, 0.025 INCH PITCH, QSOP-16 |
| 文件页数： | 13/24页 |
| 文件大小： | 223K |
| 代理商： | MAX1246ACEE |
M
+2.7V, Low-Power, 4-Channel,
S erial 12-Bit ADCs in QS OP-16
______________________________________________________________________________________
13
conversion already in progress. When internal clock
mode is selected, SSTRB does not go into a high-
impedance state when
CS
goes high.
Figure 9 shows the SSTRB timing in internal clock
mode. In this mode, data can be shifted in and out of
the MAX1246/MAX1247 at clock rates exceeding
2.0MHz if the minimum acquisition time (t
ACQ
) is kept
above 1.5μs.
Data Framing
The falling edge of
CS
does
not
start a conversion.
The first logic high clocked into DIN is interpreted as a
start bit and defines the first bit of the control byte. A
conversion starts on SCLK’s falling edge, after the eighth
bit of the control byte (the PD0 bit) is clocked into DIN.
The start bit is defined as follows:
The first high bit clocked into DIN with
CS
low any
time the converter is idle; e.g., after V
DD
is applied.
OR
The first high bit clocked into DIN after bit 5 of a con-
version in progress is clocked onto the DOUT pin.
If CS is toggled before the current conversion is com-
plete, the next high bit clocked into DIN is recognized as
a start bit; the current conversion is terminated, and a
new one is started.
SSTRB
CS
SCLK
DIN
DOUT
1
4
8
12
18
20
24
START
SEL2 SEL1 SEL0
UNI/
BIP
SGL/
DIF
PD1
PD0
B11
B10
B9
B2
B1
B0
FILLED WITH
ZEROS
IDLE
CONVERSION
7.5
μ
s MAX
(SHDN = FLOAT)
2
3
5
6
7
9
10
11
19
21
22
23
t
CONV
ACQUISITION
1.5
μ
s
(f
SCLK
= 2MHz)
IDLE
A/D STATE
Figure 8. Internal Clock Mode Timing
t
SDV
t
SSTRB
PD0 CLOCKED IN
t
STR
SSTRB
SCLK
CS
t
SSTRB
Figure 7. External Clock Mode SSTRB Detailed Timing
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1247BCEE | +2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16 |
| MAX1247BEEE | +2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16 |
| MAX1246BEEE | +2.7V, Low-Power, 4-Channel, Serial 12-Bit ADCs in QSOP-16 |
| MAX1253AEUE | Stand-Alone, 10-Channel, 12-Bit System Monitors with Internal Temperature Sensor and VDD Monitor |
| MAX1253 | Stand-Alone. 10-Channel. 12-Bit System Monitors with Internal Temperature Sensor and VDD Monitor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1246ACEE+ | 功能描述:模数转换器 - ADC 12-Bit 4Ch 133ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1246ACEE+T | 功能描述:模数转换器 - ADC 12-Bit 4Ch 133ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1246ACEE-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1246ACPE | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1246ACPE+ | 功能描述:模数转换器 - ADC 12-Bit 4Ch 133ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。