参数资料
型号: MAX1416EUE+
厂商: Maxim Integrated Products
文件页数: 21/36页
文件大小: 0K
描述: IC ADC 16BIT DELTA SIGMA 16TSSOP
产品培训模块: MAX11200 ADC
Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 96
位数: 16
采样率(每秒): 500
数据接口: MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 755mW
电压电源: 单电源
工作温度: -45°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 16-TSSOP(0.173",4.40mm 宽)
供应商设备封装: 16-TSSOP
包装: 管件
输入数目和类型: 2 个差分,单极;2 个差分,双极
MAX1415/MAX1416
Write to the calibration registers in normal mode only.
After writing to the calibration registers, the devices
implement the new offset and gain-register calibration
coefficients at the beginning of a new acquisition. To
ensure the results are valid, discard the first conversion
result after writing to the calibration registers.
To ensure that a conversion is not made using invalid
calibration data, drive FSYNC high prior to writing to the
calibration registers, and then release FSYNC low to ini-
tiate conversion.
Power-On Reset
At power-up, the serial interface, logic, digital filter, and
modulator circuits are reset. The registers are set to their
default values. The device returns to wait for a write to
the communications register. For accurate measure-
ments, perform calibration routines after power-up. Allow
time for the external reference and internal or external
oscillator to start up before starting calibration. See the
Typical Operating Characteristics for typical internal and
external oscillator startup times.
Reset
Drive
RESET low to reset the MAX1415/MAX1416 to
power-on reset status.
DRDY goes high and all communi-
cation to the MAX1415/MAX1416 is ignored while
RESET
is low. Upon releasing
RESET, the device must be recon-
figured to begin a conversion. The device returns to wait-
ing for a write to the communication register after a reset
has been performed. Perform a calibration sequence fol-
lowing a reset for accurate conversions.
When using an external clock or crystal oscillator, the
MAX1415/MAX1416 clock generator continues to run
when
RESET is pulled low. This allows any device run-
ning from CLKOUT to be uninterrupted when the device
is in reset while using an external clock.
Selecting Custom Output Data Rates and
First Notch Frequency
The recommended frequency range of the external
clock is 400kHz to 2.5MHz (clkdw = 0). The output data
rate and first notch frequency are dependent on the
decimation rate of the digital filter. Table 14 shows the
available decimation rates of the digital filter. The out-
put data rate and filter first notch is calculated using the
following formula:
(if CLKDIV = 1).
(if CLKDIV = 0).
Note: First notch filter frequency = output data rate.
Performing a Conversion
At power-on reset, the MAX1415/MAX1416 expect a
write to the communications register. Writing to the
communications register selects the acquisition chan-
nel, read/write operation for the next register, power-
down/normal mode, and the address of the following
register to be accessed. The MAX1415/MAX1416 have
six user-accessible registers, which control the function
of the device and allow the result to be read. Write to
the communications register before accessing any
other registers.
Writing to the clock and setup registers after configuring
and initializing the host processor serial port sets up the
MAX1415/MAX1416. Use self- or system calibrations to
minimize offset and gain errors (see the Calibration sec-
tion for more details). Set FSYNC = 0 to begin calibration
or conversion. The MAX1415/MAX1416 perform free-run-
ning acquisitions when FSYNC is low (see the Using
FSYNC section). The C can poll the
DRDY bit of the
communications register and read the data register
when the
DRDY bit returns a 0. For hardware polling, the
DRDY output goes low when the new data is valid in the
data register.
The data register can be read multiple times while the
next conversion takes place.
The flow diagram in Figure 11 shows an example
sequence required to perform a conversion on channel
1 (AIN1+/AIN1-) after a power-on reset.
Output data rate
f
Decimation Rate
CLKIN
=
×
128
Output data rate
f
Decimation Rate
CLKIN
.
=
×
128
05
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADCs
28
______________________________________________________________________________________
Table 14. Filter Select and Decimation
Rate
CLK
FS1
FS0
DECIMATION RATE
0
391
0
1
313
01
0
78
01
1
39
1
0
384
1
0
1
320
11
0
77
11
1
38
相关PDF资料
PDF描述
AD7942BCPZRL7 IC ADC 14BIT 250KSPS 10-LFCSP
VE-251-IW-F4 CONVERTER MOD DC/DC 12V 100W
VI-25X-MX CONVERTER MOD DC/DC 5.2V 75W
VE-251-IW-F2 CONVERTER MOD DC/DC 12V 100W
VE-251-IW-F1 CONVERTER MOD DC/DC 12V 100W
相关代理商/技术参数
参数描述
MAX1416EUE+ 功能描述:模数转换器 - ADC 16-Bit 2Ch .5ksps 3.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1416EUE+T 功能描述:模数转换器 - ADC 16-Bit 2Ch .5ksps 3.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1416EUE-T 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1416EVC16 功能描述:模数转换器 - ADC MAX1416 Evaluation Kit/Evaluation System RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1416EVKIT 功能描述:数据转换 IC 开发工具 MAX1416 Evaluation Kit/Evaluation System RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V