
MAX14500–MAX14503
Hi-Speed USB-to-SD Card
Readers with Bypass
______________________________________________________________________________________
27
sists of two blocks: a clock squarer input (enabled by
default), which accepts low-signal amplitude TCXO sig-
nals (down to 200mV), and a PLL with fixed dividers.
The PLL sub system can be configured using the I2C
interface. The complete list of PLL subsystem combina-
tions are listed in Table 3.
I2C Serial Interface
Serial Addressing
The MAX14500–MAX14503 operate as I2C slave devices
that send and receive data through an I2C-compatible
2-wire interface. The interface uses a serial-data line
(SDA) and a serial-clock line (SCL) to achieve bidirec-
tional communication between master(s) and slave(s). A
master initiates all data transfers to and from the
MAX14500–MAX14503, and generates the SCL clock
that synchronizes the data transfer. The SDA line oper-
ates as both an input and an open-drain output requiring
a pullup resistor on SDA. The SCL line operates only as
an input. A pullup resistor is required on SCL if there are
multiple masters on the 2-wire interface, or if the master
in a single-master system has an open-drain SCL output.
Each transmission consists of a START (S) condition by
a master, followed by the MAX14500–MAX14503’s 7-bit
slave address, plus a R/W bit, a register address byte,
one or more data bytes, and finally a STOP (P) condition.
START and STOP Conditions
Both SCL and SDA remain high when the interface is
idle. A master signals the beginning of a transmission
with a START condition by transitioning SDA from high
to low while SCL is high (Figure 13). When the master
has finished communicating with the slave, it issues a
STOP condition by transitioning SDA from low to high
while SCL is high. The bus is then free for another
transmission.
CLKSOURCE
SOURCE (MHz)
NOTES
00000b
See Ordering
Information/
Selector Guide
Default low-amplitude
clock
00001b
19.2
Rail-to-rail square wave
00010b
19.2
Low-amplitude sine
wave
00101b
13.0
Rail-to-rail square wave
00110b
13.0
Low-amplitude sine
wave
01001b
12.0
Rail-to-rail square wave
01010b
12.0
Low-amplitude sine
wave
01101b
26.0
Rail-to-rail square wave
01110b
26.0
Low-amplitude sine
wave
Table 3. Clock Source Bit Values
SDA
SCL
START
CONDITION
STOP
CONDITION
S
P
Figure 13. START and STOP Conditions