参数资料
型号: MAX1541ETL+
厂商: Maxim Integrated Products
文件页数: 29/49页
文件大小: 0K
描述: IC REG CTRLR DIVIDER PWM 40-TQFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 50
PWM 型: 电流模式
输出数: 2
频率 - 最大: 620kHz
占空比: 100%
电源电压: 2 V ~ 28 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 40-WFQFN 裸露焊盘
包装: 管件
Dual Step-Down Controllers with Saturation
Protection, Dynamic Output, and Linear Regulator
MOSFET Gate Drivers (DH_, DL_)
The DH_ and DL_ drivers are optimized for driving mod-
erate-sized high-side, and larger low-side power
MOSFETs. This is consistent with the low duty factor
MAX1540A
V DD
C BYP
seen in notebook applications where a large V IN - V OUT
differential exists. An adaptive dead-time circuit moni-
MAX1541
BST
(R BST )*
D BST
tors the DL_ output and prevents the high-side MOSFET
from turning on until DL_ is off. A similar adaptive dead-
time circuit monitors the DH_ output, preventing the low-
side MOSFET from turning on until DH_ is off. There
must be a low-resistance, low-inductance path from the
DL_ and DH_ drivers to the MOSFET gates for the adap-
tive dead-time circuits to work properly; otherwise, the
sense circuitry in the MAX1540A/MAX1541 interprets
V DD
DH
LX
C BST
N H
INPUT (V IN )
L
the MOSFET gates as “off ” while charge actually
remains. Use very short, wide traces (50 mils to 100 mils
wide if the MOSFET is 1in from the driver).
The internal pulldown transistor that drives DL_ low is
robust, with a 0.6 Ω (typ) on-resistance. This helps pre-
DL
PGND
(C NL )*
N L
vent DL_ from being pulled up due to capacitive cou-
V GS(TH) > V IN ? RSS ?
pling from the drain to the gate of the low-side MOSFETs
when the inductor node (LX_) quickly switches from
ground to V IN . Applications with high input voltages and
long inductive driver traces may require additional gate-
to-source capacitance to ensure fast-rising LX_ edges
do not pull up the low-side MOSFETs gate, causing
shoot-through currents. The capacitive coupling
between LX_ and DL_ created by the MOSFET’s gate-to-
drain capacitance (C RSS ), gate-to-source capacitance
(C ISS -C RSS ), and additional board parasitics should not
exceed the following minimum threshold:
? C ?
? C ISS ?
Lot-to-lot variation of the threshold voltage can cause
problems in marginal designs. Alternatively, adding a
resistor less than 10 Ω in series with BST_ can remedy the
problem by increasing the turn-on time of the high-side
MOSFET without degrading the turn-off time (Figure 8).
POR, UVLO, and Soft-Start
Power-on reset (POR) occurs when V CC rises above
approximately 2V, resetting the fault latch and soft-start
counter, powering-up the reference, and preparing the
PWM for operation. Until V CC reaches 4.25V (typ), V CC
undervoltage lockout (UVLO) circuitry inhibits switching.
The controller inhibits switching by pulling DH_ low, and
holding DL_ low when OVP and shutdown discharge are
disabled or forcing DL_ high when OVP and shutdown
discharge are enabled (Table 7). When V CC rises above
4.25V and ON_ is driven high, the controller activates the
PWM controller and initializes soft-start.
(R BST )* OPTIONAL—THE RESISTOR LOWERS EMI BY DECREASING
THE SWITCHING NODE RISE TIME.
(C NL )* OPTIONAL—THE CAPACITOR REDUCES LX TO DL CAPACITIVE
COUPLING THAT CAN CAUSE SHOOT-THROUGH CURRENTS.
Figure 8. Optional Gate-Driver Circuitry
Soft-start allows a gradual increase of the internal current-
limit level during startup to reduce the input surge cur-
rents. The MAX1540A/MAX1541 divide the soft-start
period into five phases. During the first phase, the con-
troller limits the current limit to only 20% of the full current
limit. If the output does not reach regulation within 425μs,
soft-start enters the second phase, and the current limit is
increased by another 20%. This process is repeated until
the maximum current limit is reached after 1.7ms or when
the output reaches the nominal regulation voltage,
whichever occurs first (see the soft-start waveforms in the
Typical Operating Characteristics ).
Power-Good Output (PGOOD_)
PGOOD_ is the open-drain output for a window com-
parator that continuously monitors the output. PGOOD_
is actively held low in shutdown and during soft-start.
After the digital soft-start terminates, PGOOD_ becomes
high impedance as long as the respective output volt-
age is within ± 10% of the nominal regulation voltage set
by FB_. When the output voltage drops 10% below or
rises 10% above the nominal regulation voltage, the
MAX1540A/MAX1541 pull the respective power-good
output (PGOOD_) low by turning on the MOSFET
(Figure 9). Any fault condition forces both PGOOD1 and
PGOOD2 low until the fault latch is cleared by toggling
______________________________________________________________________________________________________
29
相关PDF资料
PDF描述
MAX15002ATL+ IC REG CTRLR BUCK PWM 40-TQFNEP
MAX1540AETJ+ IC REG CTRLR DIVIDER PWM 32-TQFN
MAX1956ETI+ IC REG CTRLR BUCK PWM VM 28-TQFN
MAX1639ESE+ IC REG CTRLR BUCK PWM CM 16-SOIC
MAX776ESA+ IC REG CTRLR INV PWM 8-SOIC
相关代理商/技术参数
参数描述
MAX1541ETL+ 功能描述:DC/DC 开关控制器 Dual Step-Down Ctlr w/Saturation Prot RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
MAX1541ETL+T 功能描述:DC/DC 开关控制器 Dual Step-Down Ctlr w/Saturation Prot RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
MAX1541ETL-T 功能描述:电压模式 PWM 控制器 RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
MAX1541EVKIT 制造商:Maxim Integrated Products 功能描述:DUAL STEP-DOWN CONTROLLERS W. SATURATION PROT - Bulk
MAX15425EVKIT# 功能描述:显示开发工具 Eval Kit for the MAX15425 (Intel CPU Controller) RoHS:否 制造商:4D Systems 产品:4Display Shields 工具用于评估:?OLED-160-G1, ?OLED-160-G2 接口类型:Serial 工作电源电压:5 V