- 您现在的位置：买卖IC网 > PDF目录2087 > MAX194BEPE+ (Maxim Integrated Products)IC ADC 14BIT 85KSPS SHTDN 16-DIP PDF资料下载
参数资料
| 型号： | MAX194BEPE+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 85KSPS SHTDN 16-DIP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 25 |
| 位数： | 14 |
| 采样率（每秒）： | 85k |
| 数据接口： | QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 80mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 16-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 16-PDIP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，单极；1 个单端，双极 |
Data is clocked out of the MAX194 on CLK’s falling
edge and can be clocked into the P on the rising
edge or the following falling edge. If you clock data in
on the rising edge (SPI/QSPI with CPOL = 0 and CPHA
= 0; standard MicroWire: Hitachi H8), the maximum
CLK rate is given by:
where tCD is the MAX194’s CLK-to-DOUT valid delay
and tSD is the data setup time for your P.
If clocking data in on the falling edge (CPOL = 0,
CPHA = 1), the maximum CLK rate is given by:
Do not exceed the maximum CLK frequency given in
the
Electrical Characteristics table. To clock data in on
the falling edge, your processor hold time must not
exceed tCD minimum (100ns).
While QSPI can provide the required 20 CLK cycles as
two continuous 10-bit transfers, SPI is limited to 8-bit
transfers. This means that with SPI, a conversion must
consist of three 8-bit transfers. Ensure that the pauses
between 8-bit operations at your selected clock rate
are short enough to maintain a 20ms or shorter conver-
sion time, or the leakage of the capacitive DAC may
cause errors.
f
=
1
t
+ t
CLK(max)
CD
SD
f
=
/
1
t
+ t
CLK(max)
1
2
CD
SD
MAX194
14-Bit, 85ksps ADC with 10A Shutdown
______________________________________________________________________________________
17
EOC
CLK
tCD
tDV
DATA LATCHED:
tDH
CS, CONV
DOUT
B13 FROM PREVIOUS
CONVERSION
B13
B0
B12
S1
S0
MAX194
QSPI
GPT
BP/UP/SHDN
SCLK
EOC
DOUT
RESET
CONV
1.7MHz
CLK
IC3
CS
OC3
SCK
IC1
MISO
OC2
START
PCS0
1.3
s
74HC32
Figure 19. MAX194 Connection to QSPI Processor Clocking
Data Out with SCLK Between Conversions
Figure 18. Timing Diagram for Circuit of Figure 17
MicroWire is a trademark of National Semiconductor Corp.
相关PDF资料 |
PDF描述 |
|---|---|
| MAX19505ETM+T | IC ADC 8BIT 1CH 65MSPS 48TQFN |
| MAX19507ETM+T | IC ADC 8BIT 2CH 130MSPS 48TQFN |
| MAX19517ETM+T | IC ADC 10BIT 2CH 130MSPS 48TQFN |
| MAX19527EXE+T | IC ADC 12BIT 8CH 50MSPS 144CTBGA |
| MAX195BEPE+ | IC ADC 16BIT 85KSPS SHTDN 16-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX194BEPE+ | 功能描述:模数转换器 - ADC 14Bit 85ksps 5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX194BEWE | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX194BEWE+ | 功能描述:模数转换器 - ADC 14Bit 85ksps 5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX194BEWE+T | 功能描述:模数转换器 - ADC 14Bit 85ksps 5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX194BEWE-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。